

Freescale Technology Forum

Design Innovation.



Nov, 2008

ESwitch: Design Considerations for Robustness and Reliability

PA103



Presenter - Lu Jianbo

Author - Steven Everson



Agenda

- Overview of eXtreme Switches
- ► Key Features and Added Value
- **▶** Proven Reliability
- ► Making EMC Happen
- **►** Supporting Parts
- ► A Few Thoughts About Layout



Overview of eXtreme Switches

The eXtreme Switch products are high-side switches (N-channel MOSFET) with ultra low on-resistance (i.e. 2m Ohms), packaged in a Power QFN (PQFN) surface mount power package

The switches integrate:

- Overload protection
- Over-current detection
- Short-circuit protection
- Over-temperature protection
- High-voltage survivability
- Under-voltage and over-voltage shutdown with hysteresis



Overview of eXtreme Switches (cont)

The devices also provide:

- Configuration and diagnostic feedback via a serial protocol interface (SPI)
- Proportional load current sense
- Configurable slew rate
- Electrostatic discharge protection (ESD)
- Active negative voltage clamp for fast de-energizing of wire harness inductive loads
- Loss of ground protection
- Open load diagnostic
- Reverse battery protection

They also have a very low quiescent current in sleep mode



SPQ1012 / SPQ1035 / SPQ35 / SPQ15

Key characteristics

Operating voltage 6 - 20 V Extended range 4.5 - 28 V

 $\begin{array}{lll} R_{DS(ON) \, SPQ1012} & 2x10\text{-}2x12mOhm \\ R_{DS(ON)_SPQ1035} & 2x10\text{-}2x35mOhm \\ R_{DS(ON)_SPQ35} & 4x35mOhm \\ R_{DS(ON) \, SPQ15} & 4x15mOhm \end{array}$


PWM frequency 60 – 400Hz

DC current 6A /3A nom

Sleep Current < 5µA

Features

- · 16-bit SPI with daisy chain capability
- PWM module with external or internal clock
- Smart overcurrent shutdown
- Overtemperature protections
- Auto-retry on most protections
- Fail-Safe mode in case of MCU damage
- Open-Load detection for bulbs or LEDs
- · Short to Battery detection.
- Analog current and temperature feedback








12x12 PQFN

Application

•Halogen, Xenon, LED




Gen II versus Gen III



- ▶ 9V to 27V -> 6V to 28V
- Over-current blanking window replaced by inrush over-current profile to control the bulb in PWM mode.
- GenIII has a multi-step over-current protection which can be programmed to be compliant with 55/65W or Xenon lights.
- In case of short-circuit, the ∆T is drastically reduced to a value which does not affect the device's reliability.




Gen III Over Current Limits






Gen III Overcurrent Selection





DC Overcurrent Protection


Allows wire harness optimization Reduces weight and cost






Driving Lamps in PWM

Drive in fully-on to heat the lamp filament during 150msec Control in PWM to increase the life-time of the lamp






Lighting Behavior Monitoring




Protections - External Fault and Transients





Gen III ExampleUsing eXtremeSwitch Quad Devices




- One PWM signal only
- Low MCU resources: Duty cycle and phase shift managed by the eXtremeSwitch (SPI)
- Fault management need NOT be synchronized to the signal

8 MCU pins needed 7 x standard I/O's 1 x AD Inputs 15 resistors



HPRA Test Bench



High Power Reliability Assessment

Power supply Xantrec Xdc 30V-200A

Clim chamber -40°C 180°C

Driver Synergie CAD <u>IOL Gen III P1 v1.0</u>

Load RS Power load

Mother board Predictive mother board Rev1.0


Coupon FSL eSwitch Gen III Rev1.0






Electrical Characterization Set Up: -40° C and 100mOhm short circuit condition

-40°C and 100mOhm Short circuit condition



Shutdown due to Overcurrent High detection after 200us




AECQ100-12 cold short circuit preliminary results

Grade	# Cycles	Lots/Samples per lot	# Fails
Α	>1,000,000	3/10	0
В	>300,000 – 1,000,000	3/10	0
С	>100,000 – 300,000	3/10	0
D	>30,000 – 100,000	3/10	0
Е	>10,000 – 30,000	3/10	0
F	>3,000 – 10,000	3/10	0
G	>1,000 – 3,000	3/10	0
Н	300 – 1,000	3/10	0
0	< 300	3/10	0

-40° C, 100mOhm on 10 samples:

After 1 M cycles:

- Rdson deviation < 5%
- CSNS deviation < 10%
- All Devices fully functional





Over Current Protection Strategies

FSL devices		MC33888	MC33982 MC33984 MC33981	PC33580	Custom ICs	10XS3412* 15XS3400* 35XS3400*
Protection features		current limitation, unlatched overtemp	latched over- current, unlatched over temp	latched over- current, latched over temp	latched over-current, latched over temp, severe short-circuit, unlimited auto-restart	latched over-current profile, latched over-temp, severe short-circuit, limited auto-retry
Cold Repetitive short-circuit	Terminal short- circuit	current limitation	OT unlatched (low Rds(on))	OT latched	SC latched	SC latched
Short pulse	Load short- circuit	current limitation	latched over- current	latched over- current	OT latched	OC profile + OT latched
Cold Repetitive short-circuit	Terminal short- circuit	current limitation	OT unlatched (low Rds(on))	OT latched	SC latched	SC latched
Long pulse	Load short- circuit	current limitation	latched over- current	latched over- current	OT latched	OC profile + OT latched
Hot Repetitive short-circuit	Terminal short- circuit	OT unlatched	OT unlatched	OT + OC latched	No auto-retry in case of SC/OT	Limited auto-retry
	Load short- circuit	OT unlatched	OT unlatched	OT + OC latched	Unlimited auto-retry	Limited auto-retry

Ranking of potential test failure:

high

medium

low no risk



*GEN3

HPRA Preliminary Results


Table 1. Test Results Summary

Test Name	Ambient Temperature	Cycle Definition	OCHI level Configured	Fault Detected	Number of Cycles Passed Before the First Failure	
Load short-circuit	-40° C	ON 10ms OFF 990ms	OCHI1	Latched over-current for 90A at 250 µ sec	1M cycles drain / source shorted together	
Load short-circuit	+40° C	ON 10ms OFF 990ms	OCHI1	Latched over-current for 90A at 250 µ sec	382k cycles drain / source shorted together	
Load short-circuit	+85° C	ON 10ms OFF 990ms	OCHI1	Latched over-current for 90A at 250 µ sec	on-going	
Load short-circuit	+85° C	ON 10ms OFF 990ms	OCHI2	Latched over-current for 65A at 250 µ sec	> 1.2M cycles	
Over-load	+40° C	ON 900ms OFF 9s	OCHI1	Latched over-current for 40A at 95msec	> 1M cycles	
Terminal short-circuit	+85° C	ON 1ms OFF 99ms	OCHI1	Latched severe short- circuit for 40A at 100 µ sec	> 1M cycles	




SPQ15 Conducted Emission


► Conducted emissions tests were carried out in accordance with the CISPR25 standard



Output Switching

Gen II - MC33580






Main improvements: EMC and PWM duty-cycle resolution < 1%




time

SPQ15 Conducted Emission Results

The Gen III device has been characterized for automotive lighting application (using Quad 15m Ohms).






Decoupling capacitors used:

- on VPWR: 22nF located to the supply connector and 1nF closed to the IC,
- for each output: 22nF located to the output connector.






A Typical Safe Application Schematic






A Typical Safe Application Schematic







Component Placement





Freescale Semiconductor Application Note AN2467 Rev. 4.0, 4/2007

Power Quad Flat No-Lead (PQFN) Package

1 Purpose

This document provides guidelines for Printed Circuit Board (PCB) design and assembly. Package performance attributes such as Moisture Sensitivity Level (MSL) rating, board level reliability and Thermal Resistance data are included as reference.

2 Scope

This document is written to generically encompass several different Power Quad Flat No-Lead (PQFN) packages assembled at Freescale internal assembly sites and external subcontractor sites. It should be noted that device specific information is not provided. This document serves only as a guideline to assist in the development of user specific solutions. Development effort will still be required by end users to optimize PCB mounting processes and board design.

Contents

2 Scope	1
3 Power Quad Flat No-Lead (PQFN) Pack	age. 2
3.1 Package Description	2
4 Printed Circuit Board Guidelines	2
4.1 Printed Circuit Board Design for PQF Packages	
4.2 Solder Paste Stencil Design for PQFN Packages	

© Freescale Semiconductor, Inc., 2007. All rights reserved.



Layout Considerations

Printed Circuit Board Guidelines





Figure 13. PCB Pad Design



Recommended via diameter is 0.5mm.

PTH (plated through hole) via must be plugged/ filled with epoxy or solder mask in order minimize void formation and to avoid any solder wicking into the via.

Figure 14. Via Design

Power Quad Flat No-Lead (PQFN) Package, Rev. 4.0

Freescale Semiconductor

12



Layout Considerations






Figure 13. PCB Pad Design



Layout Considerations





via position

Place one via in the center of PCB pad

Recommended via diameter is 0.5mm.

PTH (plated through hole) via must be plugged/ filled with epoxy or solder mask in order minimize void formation and to avoid any solder wicking into the via.

Figure 14. Via Design



Layout Considerations




Figure 17. Typical Appearance in Cross-section

Typical appearance of the completed solder joint of the large exposed pad. Fully wetted pads with non-wetted via area.




Figure 16. Typical Appearance of Assembly in X-ray



Available Tools

Datasheets
 ✓ Available

Thermal datasheets
 Under preparation (Jan 08)

Power dissipation Calculator
 ✓ Available

Transient Overcurrent Profile Selector
 ✓ Available

PQFN Application Note (AN2467) & Footprint Proposal
 ✓ Available

eXtreme Switch Protection Guidelines (AN3274)
 ✓ Available

EMC, Shaffner reports and ESD Engineering Bulletin
 ✓ Available

AECQ100-12 test preliminary Engineering Bulletin
 ✓ Available

EVB
 ✓ Available*

*small quantities, upon request



Related Session Resources

Session Location – Online Literature Library

http://www.freescale.com/webapp/sps/site/homepage.jsp?nodeId=052577903644CB

Sessions

Session ID	Title				

Demos

Pedestal ID	Demo Title		



