

16-Jun-2014



MIPI® Alliance Specification for Display Command Set (DCS)

Version 1.2 – 16 June 2014

MIPI Board Adopted 18-Jun-2014

*** NOTE TO IMPLEMENTERS ***

This document is a MIPI Specification. MIPI member companies' rights and obligations apply to this MIPI Specification as defined in the MIPI Membership Agreement and MIPI Bylaws.



Specification for Display Command Set (DCS)

Version 1.2

16 June 2014

MIPI Board Adopted 18-Jun-2014

Further technical changes to this document are expected as work continues in the Display Working Group.

Copyright © 2005-2014 MIPI Alliance, Inc.

All rights reserved.

Confidential

NOTICE OF DISCLAIMER

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise.

Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane
Piscataway, NJ 08854
Attn: Board Secretary

1 Contents

| | | |
|----|---|-----|
| 2 | Contents..... | iii |
| 3 | Figures..... | vi |
| 4 | Tables..... | ix |
| 5 | Release History..... | x |
| 6 | 1 Introduction..... | 1 |
| 7 | 1.1 Scope..... | 1 |
| 8 | 1.2 Purpose..... | 1 |
| 9 | 2 Terminology..... | 2 |
| 10 | 2.1 Glossary..... | 2 |
| 11 | 2.2 Abbreviations..... | 4 |
| 12 | 2.3 Acronyms..... | 4 |
| 13 | 3 References..... | 5 |
| 14 | 4 Display Architectures..... | 6 |
| 15 | 5 Display Functional Description..... | 9 |
| 16 | 5.1 Power Level Definition..... | 9 |
| 17 | 5.2 Gamma Curves..... | 12 |
| 18 | 5.2.1 Gamma Curve 1 (GC0)..... | 12 |
| 19 | 5.2.2 Gamma Curve 2 (GC1)..... | 12 |
| 20 | 5.2.3 Gamma Curve 3 (GC2)..... | 13 |
| 21 | 5.2.4 Gamma Curve 4 (GC3)..... | 13 |
| 22 | 5.3 Self-diagnostic Functions..... | 14 |
| 23 | 5.3.1 Register Loading Detection..... | 14 |
| 24 | 5.3.2 Functionality Detection..... | 15 |
| 25 | 5.3.3 Chip Attachment Detection (optional)..... | 16 |
| 26 | 5.3.4 Display Glass Break Detection (optional)..... | 17 |
| 27 | 5.4 Display Command Set..... | 18 |
| 28 | 5.5 Command List..... | 19 |
| 29 | 5.6 Command Accessibility..... | 22 |
| 30 | 5.7 Default Modes and Values..... | 24 |
| 31 | 5.8 Image Data Compression..... | 27 |
| 32 | 5.8.1 Display Stream Compression Transport In Command Mode..... | 28 |
| 33 | 6 Command Description..... | 29 |
| 34 | 6.1 enter_idle_mode..... | 30 |
| 35 | 6.2 enter_invert_mode..... | 32 |
| 36 | 6.3 enter_normal_mode..... | 33 |

| | | | |
|----|------|-----------------------------|----|
| 37 | 6.4 | enter_partial_mode | 34 |
| 38 | 6.5 | enter_sleep_mode | 35 |
| 39 | 6.6 | exit_idle_mode | 36 |
| 40 | 6.7 | exit_invert_mode | 37 |
| 41 | 6.8 | exit_sleep_mode | 38 |
| 42 | 6.9 | get_3D_control | 40 |
| 43 | 6.10 | get_address_mode | 42 |
| 44 | 6.11 | get_blue_channel | 44 |
| 45 | 6.12 | get_compression_mode | 45 |
| 46 | 6.13 | get_diagnostic_result | 47 |
| 47 | 6.14 | get_display_mode | 48 |
| 48 | 6.15 | get_green_channel | 50 |
| 49 | 6.16 | get_pixel_format | 51 |
| 50 | 6.17 | get_power_mode | 53 |
| 51 | 6.18 | get_red_channel | 55 |
| 52 | 6.19 | get_scanline | 56 |
| 53 | 6.20 | get_signal_mode | 57 |
| 54 | 6.21 | nop | 58 |
| 55 | 6.22 | read_DDB_continue | 59 |
| 56 | 6.23 | read_DDB_start | 60 |
| 57 | 6.24 | read_memory_continue | 62 |
| 58 | 6.25 | read_memory_start | 64 |
| 59 | 6.26 | set_3D_control | 66 |
| 60 | 6.27 | set_address_mode | 69 |
| 61 | 6.28 | set_column_address | 74 |
| 62 | 6.29 | set_display_off | 76 |
| 63 | 6.30 | set_display_on | 77 |
| 64 | 6.31 | set_gamma_curve | 78 |
| 65 | 6.32 | set_page_address | 79 |
| 66 | 6.33 | set_partial_columns | 81 |
| 67 | 6.34 | set_partial_rows | 85 |
| 68 | 6.35 | set_pixel_format | 87 |
| 69 | 6.36 | set_scroll_area | 88 |
| 70 | 6.37 | set_scroll_start | 91 |
| 71 | 6.38 | set_tear_off | 93 |
| 72 | 6.39 | set_tear_on | 94 |
| 73 | 6.40 | set_tear_scanline | 96 |

| | | | |
|----|---------|--|-----|
| 74 | 6.41 | set_vsync_timing..... | 98 |
| 75 | 6.42 | soft_reset | 100 |
| 76 | 6.43 | write_LUT | 101 |
| 77 | 6.44 | write_memory_continue..... | 103 |
| 78 | 6.45 | write_memory_start..... | 105 |
| 79 | Annex A | Pixel-to-Byte Mapping | 108 |
| 80 | Annex B | Color Depth Conversion Look-up Tables (informative)..... | 112 |

81 **Figures**

| | | |
|-----|---|----|
| 82 | Figure 1 Type 1 Display Architecture Block Diagram..... | 6 |
| 83 | Figure 2 Type 2 Display Architecture Block Diagram..... | 7 |
| 84 | Figure 3 Type 3 Display Architecture Block Diagram..... | 8 |
| 85 | Figure 4 Type 1 Display Architecture Power Change Sequences | 10 |
| 86 | Figure 5 Type 2 Display Architecture Power Change Sequence..... | 11 |
| 87 | Figure 6 Type 3 Display Architecture Power Change Sequence..... | 11 |
| 88 | Figure 7 Gamma curve 1 (GC0)..... | 12 |
| 89 | Figure 8 Gamma Curve 2 (GC1)..... | 12 |
| 90 | Figure 9 Gamma Curve 3 (GC2)..... | 13 |
| 91 | Figure 10 Gamma Curve 4 (GC3)..... | 13 |
| 92 | Figure 11 Register Loading Detection Flow Chart..... | 14 |
| 93 | Figure 12 Functionality Detection Flow Chart..... | 15 |
| 94 | Figure 13 Chip Attachment Detection Reference..... | 16 |
| 95 | Figure 14 Chip Attachment Detection Flow Chart..... | 16 |
| 96 | Figure 15 Display Glass Break Detection Reference | 17 |
| 97 | Figure 16 Display Glass Break Detection Flow Chart | 17 |
| 98 | Figure 17 Compressed Data Flow | 27 |
| 99 | Figure 18 Compressed Data Transportation in Command Mode | 28 |
| 100 | Figure 19 Flowchart Legend..... | 29 |
| 101 | Figure 20 enter_idle_mode Example..... | 30 |
| 102 | Figure 21 enter_idle_mode Flow Chart..... | 31 |
| 103 | Figure 22 enter_invert_mode Example | 32 |
| 104 | Figure 23 enter_invert_mode Flow Chart..... | 32 |
| 105 | Figure 24 enter_sleep_mode Flow Chart..... | 35 |
| 106 | Figure 25 exit_idle_mode Flow Chart..... | 36 |
| 107 | Figure 26 exit_invert_mode Example | 37 |
| 108 | Figure 27 exit_invert_mode Flow Chart..... | 37 |
| 109 | Figure 28 exit_sleep_mode Flow Chart..... | 39 |
| 110 | Figure 29 get_3D_control Flow Chart..... | 41 |
| 111 | Figure 30 get_address_mode Flow Chart | 43 |
| 112 | Figure 31 get_blue_channel Flow Chart..... | 44 |
| 113 | Figure 32 get_compression_mode Flow Chart..... | 46 |
| 114 | Figure 33 get_diagnostic_result Flow Chart..... | 47 |
| 115 | Figure 34 get_display_mode Flow Chart | 49 |
| 116 | Figure 35 get_green_channel Flow Chart..... | 50 |

| | | |
|-----|---|----|
| 117 | Figure 36 get_pixel_format Flow Chart | 52 |
| 118 | Figure 37 get_power_mode Flow Chart | 54 |
| 119 | Figure 38 get_red_channel Flow Chart | 55 |
| 120 | Figure 39 get_scanline Flow Chart..... | 56 |
| 121 | Figure 40 get_signal_mode Flow Chart | 57 |
| 122 | Figure 41 read_DDB_continue Flow Chart..... | 59 |
| 123 | Figure 42 read_DDB_start Flow Chart..... | 61 |
| 124 | Figure 43 read_memory_continue Flow Chart..... | 63 |
| 125 | Figure 44 read_memory_start Flow Chart..... | 65 |
| 126 | Figure 45 set_3D_control Flow Chart | 68 |
| 127 | Figure 46 B7 Page Address Order..... | 70 |
| 128 | Figure 47 B6 Column Address Order..... | 70 |
| 129 | Figure 48 B5 Page/Column Addressing Order..... | 71 |
| 130 | Figure 49 B3 RGB Order | 71 |
| 131 | Figure 50 B1 Flip Horizontal..... | 72 |
| 132 | Figure 51 B0 Flip Vertical..... | 72 |
| 133 | Figure 52 set_address_mode Flow Chart | 73 |
| 134 | Figure 53 set_column_address Example | 74 |
| 135 | Figure 54 set_column_address Flow Chart | 75 |
| 136 | Figure 55 set_display_off Example..... | 76 |
| 137 | Figure 56 set_display_off Flow Chart | 76 |
| 138 | Figure 57 set_display_on Example..... | 77 |
| 139 | Figure 58 set_display_on Flow Chart..... | 77 |
| 140 | Figure 59 set_gamma_curve Flow Chart..... | 78 |
| 141 | Figure 60 set_page_address Example..... | 79 |
| 142 | Figure 61 set_page_address Flow Chart..... | 80 |
| 143 | Figure 62 set_partial_columns with set_address_mode B2 = 0..... | 81 |
| 144 | Figure 63 set_partial_columns with set_address_mode B2=1..... | 82 |
| 145 | Figure 64 set_partial_columns with set_address_mode B2 = 0..... | 82 |
| 146 | Figure 65 set_partial_columns with set_address_mode B2 = 1..... | 82 |
| 147 | Figure 66 Entering Partial Display Mode Flow Chart..... | 83 |
| 148 | Figure 67 Exiting Partial Display Mode Flow Chart..... | 84 |
| 149 | Figure 68 set_partial_rows with set_address_mode B4 = 0 | 85 |
| 150 | Figure 69 set_partial_rows with set_address_mode B4=1 | 86 |
| 151 | Figure 70 set_partial_rows with set_address_mode B4 = 0 | 86 |
| 152 | Figure 71 set_partial_rows with set_address_mode B4 = 1 | 86 |
| 153 | Figure 72 set_pixel_format Flow Chart..... | 87 |

| | | |
|-----|--|-----|
| 154 | Figure 73 set_scroll_area set_address_mode B4 = 1 Example..... | 89 |
| 155 | Figure 74 set_scroll_area set_address_mode B4 = 1 Example..... | 89 |
| 156 | Figure 75 set_scroll_area Flow Chart..... | 90 |
| 157 | Figure 76 set_scroll_start set_address_mode B4 = 0..... | 91 |
| 158 | Figure 77 set_scroll_start set_address_mode B4 = 1..... | 92 |
| 159 | Figure 78 set_tear_off Flow Chart..... | 93 |
| 160 | Figure 79 set_tear_on M = 0 | 94 |
| 161 | Figure 80 set_tear_on M = 1 | 94 |
| 162 | Figure 81 set_tear_on Flow Chart | 95 |
| 163 | Figure 82 set_tear_scanline | 96 |
| 164 | Figure 83 set_tear_scanline Flow Chart | 97 |
| 165 | Figure 84 set_vsync_timing Flow Chart..... | 99 |
| 166 | Figure 85 soft_reset Flow Chart | 100 |
| 167 | Figure 86 write_LUT Flow Chart..... | 102 |
| 168 | Figure 87 write_memory_continue Flow Chart..... | 104 |
| 169 | Figure 88 write_memory_start Flow Chart | 107 |
| 170 | Figure 89 Three Bits per Pixel Format to Byte Mapping | 108 |
| 171 | Figure 90 Eight Bits per Pixel Format to Byte Mapping..... | 109 |
| 172 | Figure 91 Twelve Bits per Pixel Format to Byte Mapping..... | 109 |
| 173 | Figure 92 Sixteen Bits per Pixel Format to Byte Mapping..... | 110 |
| 174 | Figure 93 Eighteen Bits per Pixel Format to Byte Mapping | 110 |
| 175 | Figure 94 Twenty-four Bits per Pixel Format to Byte Mapping..... | 111 |

| | | |
|-----|---|-----|
| 176 | Tables | |
| 177 | Table 1 Command List | 19 |
| 178 | Table 2 Command Accessibility..... | 22 |
| 179 | Table 3 Default Display Mode, Power Mode and Register Values | 24 |
| 180 | Table 4 enter_idle_mode Memory Content vs. Display Color | 30 |
| 181 | Table 5 Gamma Curve Selection..... | 48 |
| 182 | Table 6 Interface Pixel Formats..... | 51 |
| 183 | Table 7 DCS 3D Commands | 67 |
| 184 | Table 8 Gamma Curves | 78 |
| 185 | Table 9 LUT Color Depth Conversions..... | 102 |
| 186 | Table 10 Common Color Encoding..... | 104 |
| 187 | Table 11 Common Color Encoding..... | 106 |
| 188 | Table 12 12-bit to 16-bit LUT Red Component Values | 112 |
| 189 | Table 13 12-bit to 16-bit LUT Green Component Values | 113 |
| 190 | Table 14 12-bit to 16-bit LUT Blue Component Values | 114 |
| 191 | Table 15 12-bit, 16-bit to 18-bit LUT Red Component Values..... | 115 |
| 192 | Table 16 12-bit, 16-bit to 18-bit LUT Green Component Values | 116 |
| 193 | Table 17 12-bit, 16-bit to 18-bit LUT Blue Component Values..... | 118 |
| 194 | Table 18 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Red Component Values..... | 119 |
| 195 | Table 19 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Green Component Values..... | 121 |
| 196 | Table 20 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Blue Component Values..... | 123 |
| 197 | | |

Release History

| Date | Release | Description |
|-------------|----------------|--|
| 2005-02-15 | v1.00a | Initial MIPI Alliance Board-approved release. |
| 2006-06-22 | v1.01.00 | Minor update with editorial corrections, reference updates and several bit definitions added to commands for image manipulation. |
| 2010-10-20 | v1.02.00 | Minor updates containing technical clarifications and editorial updates. |
| 2012-04-06 | v1.1 | Board-approved release. Added support for Stereoscopic Display Formats. |
| 2014-06-18 | V1.2 | Board-approved release. Added support for command mode display stream compression. |

199 **1 Introduction**

200 This document defines display module behavior for devices that adhere to MIPI Specifications for mobile
201 device host processor, and display interfaces in an abstract, device independent way. All commands in this
202 Specification, except those indicated as optional, shall be supported by display modules that adhere to *MIPI*
203 *Alliance Standard for Display Pixel Interface* [MIPI01], *MIPI Alliance Standard for Display Bus Interface*
204 [MIPI02], and *MIPI Alliance Specification for Display Serial Interface* [MIPI03] except as provided for in
205 the individual Specifications. Stereoscopic image support is defined in *MIPI Alliance Specification for*
206 *Stereoscopic Display Formats* [MIPI05].

207 **1.1 Scope**

208 Display commands and logical flow are within the scope of this document. In addition, to support device
209 abstraction, several display architectures are also specified.

210 Electrical specifications and interface protocols are out of scope for this document.

211 **1.2 Purpose**

212 This document is used by manufacturers to design products that adhere to MIPI Specifications for mobile
213 device host processor and display interfaces.

214 Implementing the DCS Specification reduces the time-to-market and design cost of mobile devices by
215 simplifying the interconnection of products from different manufacturers. In addition, adding new features
216 such as larger or additional displays to mobile devices is simplified due to the extensible nature of MIPI
217 Specifications.

218 **2 Terminology**

219 The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the
220 words “shall”, “should”, “may”, and “can” in the development of documentation, as follows:

221 The word *shall* is used to indicate mandatory requirements strictly to be followed in order
222 to conform to the standard and from which no deviation is permitted (*shall equals is*
223 *required to*).

224 The use of the word *must* is deprecated and shall not be used when stating mandatory
225 requirements; *must* is used only to describe unavoidable situations.

226 The use of the word *will* is deprecated and shall not be used when stating mandatory
227 requirements; *will* is only used in statements of fact.

228 The word *should* is used to indicate that among several possibilities one is recommended
229 as particularly suitable, without mentioning or excluding others; or that a certain course
230 of action is preferred but not necessarily required; or that (in the negative form) a certain
231 course of action is deprecated but not prohibited (*should equals is recommended that*).

232 The word *may* is used to indicate a course of action permissible within the limits of the
233 standard (*may equals is permitted*).

234 The word *can* is used for statements of possibility and capability, whether material,
235 physical, or causal (*can equals is able to*).

236 All sections are normative, unless they are explicitly indicated to be informative.

237 **2.1 Glossary**

238 **2D Mode:** An operating state in which a stereoscopic-capable display is rendering one image per frame to
239 both eyes and does not create a stereoscopic effect.

240 **3D Mode:** An operating state in which a stereoscopic-capable display renders a stereoscopic image with a
241 unique view for each eye.

242 **Bitstream:** The sequence of data bytes resulting from the coding of image data. The bit stream does not
243 contain a header or syntax markers.

244 **Codestream:** A sequence of data bytes composed of a bitstream and any header and syntax markers
245 necessary for decoding. The codestream boundary usually coincides with a frame boundary, but does not
246 need to do so.

247 **Compressed Data:** A sequence of data bytes composed of a bitstream and any header and syntax markers
248 necessary for decoding.

249 **Display Area:** The portion of a display device used to show image data.

250 **Display Controller:** A separate silicon chip, or integrated functional block in a host device, used to control
251 a display module. May include full-frame or partial-frame memory.

252 **Display Device:** A functional device that shows images such as a Liquid Crystal Display.

- 253 **Display Driver:** An integrated circuit inside a display module used to control the display device. May or
254 may not integrate full or partial frame-memory.
- 255 **Display Glass:** Same as Display Device. Derived from the display material's name.
- 256 **Display Module:** A functional module used to show an image. Can consist of a display device, display
257 driver, additional peripheral components or circuits and a display interface.
- 258 **Display Panel:** Same as Display Device.
- 259 **Frame Memory:** Memory integrated in a display driver or display controller in order to provide storage for
260 display device refreshment. Full-frame memory provides enough storage for the full display area of a
261 display device. Partial-frame memory provides only enough storage for a portion of the display area.
- 262 **Frame-based:** The data transfer mode that sends an entire left or right view followed by the corresponding
263 right or left view, respectively.
- 264 **Frame-sequential:** Same as Temporal Mode.
- 265 **Landscape:** The horizontal dimension exceeds the vertical dimension. If square, defined by the
266 manufacturer.
- 267 **Landscape Scanning:** The pixel writing direction from the display driver to the display in which the
268 number of pixels written per line exceeds the number of lines.
- 269 **Landscape/Portrait Orientation:** The orientation the display is viewed by a user.
- 270 **Landscape/Portrait Switchable:** A display where the stereoscopic effect can be switched between
271 landscape and portrait orientation.
- 272 **Left View:** Part of the stereoscopic image intended to be viewed by the user's left eye.
- 273 **Left-Right Order:** This value defines whether the first pixel, line, or frame of 3D Mode content sent
274 across the physical link is intended for viewing by the left eye or the right eye. The order may apply with
275 respect to pixel-based, line-based or frame-based modes of transmission
- 276 **Line-based:** The data transfer mode that sends an entire left or right line followed by the corresponding
277 right or left line, respectively.
- 278 **Portrait:** The vertical dimension exceeds the horizontal dimension. If square, defined by the manufacturer.
- 279 **Portrait Scanning:** The pixel writing direction from the display driver to the display in which the number
280 of lines written exceeds the number of pixels per line.
- 281 **Right View:** Part of the stereoscopic image intended to be viewed by the user's right eye.
- 282 **Spatial:** The left and right views are shown simultaneously to the viewer.
- 283 **Stereoscopic Image:** A pair of offset images of a scene (views) that renders content to both the left eye and
284 right eye to produce the perception of depth.
- 285 **Temporal Mode:** A time-sequential stereoscopic image in which the left view and right view are
286 alternately presented to the user and directed to the appropriate eye.

287 **Type 1 Display Architecture:** A display module architecture in which the display module includes a
288 display device, display driver, full-frame memory, interface registers, timing controller, non-volatile
289 memory and a control interface.

290 **Type 2 Display Architecture:** A display module architecture in which the display module includes a
291 display device, display driver, partial-frame memory, interface registers, timing controller, non-volatile
292 memory, a control interface and a video stream interface.

293 **Type 3 Display Architecture:** Similar to the Type 2 Display Architecture except no frame memory is
294 present.

295 **2.2 Abbreviations**

296 e.g. For example (Latin: *exempli gratia*)

297 i.e. That is (Latin: *id est*)

298 **2.3 Acronyms**

299 DBI Display Bus Interface

300 DCS Display Command Set

301 DPI Display Pixel Interface

302 DSI Display Serial Interface

303 **3 References**

- 304 [MIP101] *MIPI Alliance Standard for Display Pixel Interface (DPI-2)*, version 2.00, MIPI Alliance,
305 Inc., 15 September 2005.
- 306 [MIP102] *MIPI Alliance Standard for Display Bus Interface (DBI-2)*, version 2.00, MIPI Alliance,
307 Inc., 29 November 2005.
- 308 [MIP103] *MIPI Alliance Specification for Display Serial Interface (DSI)*, version 1.2,
309 MIPI Alliance, Inc., In Press.
- 310 [MIP104] *MIPI Alliance Specification for Device Descriptor Block (DDB)*, version 1.0,
311 MIPI Alliance, Inc., 29 October 2008.
- 312 [MIP105] *MIPI Alliance Specification for Stereoscopic Display Formats (SDF)*, version 1.0,
313 MIPI Alliance, Inc., 14 March 2012.
- 314 [VESA01] *Display Stream Compression Standard*, v 1.1. Published by VESA www.vesa.org,
315 In Press, 2014.

316 4 Display Architectures

317 The display module shall be based on Type 1, Type 2 or Type 3 display architecture.

318 The Type 1 Display Architecture should consist of the following functional blocks:

319 Display Device. The Display Device is used to show image data.

320 Display Driver. The Display Driver may be one or more devices used to drive the display device.

321 Frame memory. Frame Memory holds compressed or uncompressed image data depending upon
322 whether compression is required for the display or not. Frame memory can be integrated in the
323 display driver.

324 Registers. Registers are used to configure display behavior and identification information.

325 Registers can be integrated in the display driver.

326 Timing Controller. The Timing Controller provides timing signals to control the display and
327 display driver based on configuration information. The Timing Controller can be integrated in the
328 display driver.


329 Non-volatile Memory. Non-volatile Memory is used to store default register and configuration
330 values. Non-volatile memory can be integrated in the display driver.

331 Control Interface. The Control Interface is the interface between the host processor and the display
332 driver. The Control Interface can be integrated in the display driver.

333 Display Driving Circuit. The Display Driving Circuit converts timing signals and voltages to
334 signals appropriate to drive the display device.

335 Decoder (optional). The Decoder decodes compressed data from the host processor and generates
336 pixel data to pass to the display device. The decoder block is optional as compression is dependent
337 upon system requirements. The Decoder can be integrated in the display driver.

338 Power Supply. The Power Supply converts system voltages to levels usable by the display device
339 and display driver. The Power Supply can be integrated in the display driver.



340

341

Figure 1 Type 1 Display Architecture Block Diagram

342 The Type 2 Display Architecture should consist of the following functional blocks:

343 Display Device. The Display Device is used to show image data.

344 Display Driver. The Display Driver may be one or more devices used to drive the display device.

345 Partial-frame Memory. Partial-frame Memory holds compressed or uncompressed image data
346 depending upon whether compression is required for the display or not. Partial-frame memory can
347 be integrated in the display driver.

348 Registers. Registers are used to configure display behavior and identification information.
349 Registers can be integrated in the display driver.

350 Timing Controller. The Timing Controller provides timing signals to control the display and
351 display driver based on configuration information. The Timing Controller can be integrated in the
352 display driver.

353 Non-volatile memory. Non-volatile Memory is used to store default register and configuration
354 values. Can be integrated in the display driver.


355 Control Interface. The Control Interface is the interface between the host processor and the display
356 driver. The Control Interface can be integrated in the display driver.

357 Display Driving Circuit. The Display Driving Circuit converts timing signals and voltages to
358 signals appropriate to drive the display device.

359 Decoder (optional). The Decoder decodes compressed data from the host processor and generates
360 pixel data to pass to the display device. The decoder block is optional as compression is dependent
361 upon system requirements. The Decoder can be integrated in the display driver.

362 Power Supply. The Power Supply converts system voltages to levels usable by the display device
363 and display driver. The Power Supply can be integrated in the display driver.

364 Video Stream Interface. The Video Stream Interface receives video image data and timing signals
365 from the host processor.




366

367

Figure 2 Type 2 Display Architecture Block Diagram

368 The Type 3 Display Architecture should consist of the following functional blocks:

- 369 Display Device. The Display Device is used to show image data.
- 370 Display Driver. The Display Driver may be one or more devices used to drive the display device.
- 371 Registers. Registers are used to configure display behavior and identification information.
- 372 Registers can be integrated in the display driver.
- 373 Timing Controller. The Timing Controller provides timing signals to control the display and
- 374 display driver based on configuration information. The Timing Controller can be integrated in the
- 375 display driver.
- 376 Non-volatile memory. Non-volatile Memory is used to store default register and configuration
- 377 values. Can be integrated in the display driver.
- 378 Control Interface. The Control Interface is the interface between the host processor and the display
- 379 driver. The Control Interface can be integrated in the display driver.
- 380 Display Driving Circuit. The Display Driving Circuit converts timing signals and voltages to
- 381 signals appropriate to drive the display device.
- 382 Decoder (optional). The Decoder decodes compressed data from the host processor and generates
- 383 pixel data to pass to the display device. The decoder block is optional as compression is dependent
- 384 upon system requirements. The Decoder can be integrated in the display driver.
- 385 Power Supply. The Power Supply converts system voltages to levels usable by the display device
- 386 and display driver. The Power Supply can be integrated in the display driver.
- 387 Video Stream Interface. The Video Stream Interface receives video image data and timing signals
- 388 from the host processor.



389

390

Figure 3 Type 3 Display Architecture Block Diagram

391 In all architecture types, it is assumed the power supply is under the control of the display driver.

392 The Display Command Set is used through the mentioned control interface.

393 **5 Display Functional Description**

394 **5.1 Power Level Definition**

395 A display module designed using the Type 1 display architecture shall implement the power sequence
396 shown in Figure 4.

397 A display module designed using the Type 2 display architecture shall implement the power sequence
398 shown in Figure 5.

399 A display module designed using the Type 3 display architecture shall implement the power sequence
400 shown in Figure 6.

401 Each power sequence consists of a combination of different display and power modes as follows.


402 In Normal mode, the display module shows image data using the full display area of the display device. See
403 Section 6.3 for a description of Normal mode.

404 In Partial mode, the display module shows image data in only a portion of the full display area of the
405 display device. See Section 6.33 for a description of Partial mode.

406 In Idle mode, the display module shows image data using a limited number of colors. Turning off Idle
407 mode displays the image data using the full number of colors supported by the display device. See Section
408 6.1 for a description of Idle mode.

409 In Sleep mode, the display module does not show any image data. In addition, the display interface shall
410 remain powered and along with those functional blocks necessary to maintain the data in the frame memory
411 and registers. The remaining functional blocks are placed in their low power modes. See Section 6.5 for a
412 description of Sleep mode.

413 When Sleep mode is off, the display module shows image data on the display device and all functional
414 blocks operate normally. See Section 6.8 for a description of operation when Sleep mode is off.
415



416

417

Figure 4 Type 1 Display Architecture Power Change Sequences


418

Note 1: There shall be no abnormal visual effect when changing between power modes.

419


Note 2: The display module can change between any power modes without restriction.

420



421
422

Figure 5 Type 2 Display Architecture Power Change Sequence



423
424

Figure 6 Type 3 Display Architecture Power Change Sequence

425 Note 1: There shall be no abnormal visual effect when changing between power modes.

426 Note 2: The display module can change between any power modes without restriction.

427


428 **5.2 Gamma Curves**

429 The display module can implement a gamma adjustment. If gamma adjustment is implemented then the
 430 display module shall support at a minimum Gamma Curve 1 as described in Section 5.2.1. The display
 431 module can also implement up to three additional gamma curves as described in Section 5.2.2 through
 432 Section 5.2.4.

433 In the gamma curve figures, x is the normalized image data supplied by the host processor to the display
 434 module and y is the normalized response of the display device.

435 **5.2.1 Gamma Curve 1 (GC0)**

436 Gamma Curve 1 (GC0) is 2.2, i.e. $y=x^{2.2}$




437

438

Figure 7 Gamma curve 1 (GC0)

439 **5.2.2 Gamma Curve 2 (GC1)**

440 Gamma Curve 2 (GC1) is 1.8, i.e. $y=x^{1.8}$



441


442

Figure 8 Gamma Curve 2 (GC1)

443

444 **5.2.3 Gamma Curve 3 (GC2)**

445 Gamma Curve 3 (GC2) is 2.5, i.e. $y=x^{2.5}$




446

447

Figure 9 Gamma Curve 3 (GC2)

448 **5.2.4 Gamma Curve 4 (GC3)**

449 Gamma Curve 4 (GC3) is linear, i.e. $y=x^1$



450

451

Figure 10 Gamma Curve 4 (GC3)

452


453 5.3 Self-diagnostic Functions

454 The display module shall support all the self-diagnostic functions in this section except those functions
 455 indicated as optional. Optional functions can be implemented in the display module at the manufacturer's
 456 discretion.

457 5.3.1 Register Loading Detection

458 The `exit_sleep_mode` command (see Section 6.8) is a trigger for the Register Loading Detection function.
 459 This function indicates if the display module correctly loaded the factory default values from Non-volatile
 460 memory to the registers. If the registers were loaded properly then bit D7 of the SDR register is inverted,
 461 otherwise the value is unchanged. See Section 6.13 for a description of the SDR register.

462 The flow chart for the Register Loading Detection function is shown in Figure 11.



463
 464 **Figure 11 Register Loading Detection Flow Chart**

465 **Note:**


466 *Registers modified by the display module after loading are not verified.*

467

468 **5.3.2 Functionality Detection**

469 The `exit_sleep_mode` command (see Section 6.8) is a trigger for the Functionality Detection function. This
 470 function indicates if the display module functional blocks, e.g. power supply, clock generator, etc. are
 471 operating correctly. If the functional blocks are operating properly then bit D6 of the SDR register is
 472 inverted, otherwise the value is unchanged. See Section 6.13 for a description of the SDR register.

473 The flow chart for the Functionality Detection function is shown in Figure 12.



474

475

Figure 12 Functionality Detection Flow Chart

476 The host processor shall wait before sending a `get_power_mode` command so the display module can exit
 477 Sleep mode and finish the Functionality Detection function.


478

479 **5.3.3 Chip Attachment Detection (optional)**

480 The `exit_sleep_mode` command (see Section 6.8) is a trigger for the Chip Attachment Detection function.
 481 This function indicates if certain chips, e.g. display driver IC, are attached to the display module. If the
 482 chips are properly attached to the display module then bit D5 of the SDR register is inverted, otherwise the
 483 value is unchanged. See Section 6.13 for a description of the SDR register.


484 The flow chart for the Chip Attachment Detection function is shown in Figure 14.

485 Figure 13 is a reference implementation for the Chip Attachment Detection function. Two bumps are
 486 connected together via a conductor on the flex foil or the display glass substrate in all four corners of the
 487 chip.



488
 489

Figure 13 Chip Attachment Detection Reference



490
 491
 492


Figure 14 Chip Attachment Detection Flow Chart

493 **5.3.4 Display Glass Break Detection (optional)**

494 The `exit_sleep_mode` command (see Section 6.8) is a trigger for the Display Glass Break Detection
 495 function. This function indicates if display glass is broken. If the display glass is broken then bit D4 of the
 496 SDR register is inverted, otherwise the value is unchanged. See Section 6.13 for a description of the SDR
 497 register.


498 The flow chart for the Display Glass Break Detection function is shown in Figure 16.

499 Figure 15 is a reference implementation for the Display Glass Break Detection function. Two bumps are
 500 connected together via a conductor routed on the outside edge of the display glass substrate.



501
502

Figure 15 Display Glass Break Detection Reference



503
504

Figure 16 Display Glass Break Detection Flow Chart

505 **5.4 Display Command Set**

506 The Display Command Set is used to store image data, configure the display module behavior and retrieve
507 display module data including identification information by accessing the frame memory and the display
508 module registers.

509 The DCS is separated into two functional areas: the User Command Set and the Manufacturer Command
510 Set. Each command is an eight-bit code with 00h to AFh assigned to the User Command Set and all other
511 codes assigned to the Manufacturer Command Set.

512 The Manufacturer Command Set (MCS) is a device dependent interface intended for factory programming
513 of the display module default parameters. Once the display module is configured, the MCS shall be
514 disabled by the manufacturer. Once disabled, all MCS commands are ignored by the display interface. The
515 MCS is out of scope for this document.

516 The User Command Set provides a display device independent interface targeted at the operating system's
517 hardware abstraction layer. All commands listed in this section shall be implemented except write_LUT,
518 get_3D_control, set_3D_control and get_compression_mode, which are optional.

519 Any unused command codes shall be ignored by the display module.

520 The remainder of this section is divided into three sections. Section 5.5 is an alphabetical list of the
521 supported commands. Section 5.6 and Section 5.7 describe command functionality in different display
522 architectures and operating modes.

523

524 **5.5 Command List**

525

Table 1 Command List

| Command | Hex Code | Description | Number of Parameters | Display Architecture Implementation Requirement | | |
|-----------------------|----------|---|----------------------|---|--------|--------|
| | | | | Type 1 | Type 2 | Type 3 |
| enter_idle_mode | 39h | Reduced color depth is used on the display panel. | 0 | Yes | No | No |
| enter_invert_mode | 21h | Displayed image colors are inverted. | 0 | Yes | Yes | Yes |
| enter_normal_mode | 13h | The whole display area is used for image display. | 0 | Yes | Yes | No |
| enter_partial_mode | 12h | Part of the display area is used for image display. | 0 | Yes | Yes | No |
| enter_sleep_mode | 10h | Power for the display panel is off. | 0 | Yes | Yes | Yes |
| exit_idle_mode | 38h | Full color depth is used on the display panel. | 0 | Yes | No | No |
| exit_invert_mode | 20h | Displayed image colors are not inverted. | 0 | Yes | Yes | Yes |
| exit_sleep_mode | 11h | Power for the display panel is on. | 0 | Yes | Yes | Yes |
| get_3D_control | 3Fh | Get display module 3D Mode. | 2 | No | No | No |
| get_address_mode | 0Bh | Get the data order for transfers from the Host to the display module and from the frame memory to the display device. | 1 | Yes | Yes | Yes |
| get_blue_channel | 08h | Get the blue component of the pixel at (0, 0). | 1 | No | Yes | Yes |
| get_compression_mode | 03h | Get the current compression mode | 1 | No | No | No |
| get_diagnostic_result | 0Fh | Get Peripheral Self-Diagnostic Result | 1 | Yes | Yes | Yes |
| get_display_mode | 0Dh | Get the current display mode from the peripheral. | 1 | Yes | Yes | Yes |
| get_green_channel | 07h | Get the green component of the pixel at (0, 0). | 1 | No | Yes | Yes |
| get_pixel_format | 0Ch | Get the current pixel format. | 1 | Yes | Yes | Yes |
| get_power_mode | 0Ah | Get the current power mode. | 1 | Yes | Yes | Yes |
| get_red_channel | 06h | Get the red component of the pixel at (0, 0). | 1 | No | Yes | Yes |
| get_scanline | 45h | Get the current scanline. | 2 | Yes | Yes | No |

| Command | Hex Code | Description | Number of Parameters | Display Architecture Implementation Requirement | | |
|----------------------|----------|---|----------------------|---|--------|--------|
| | | | | Type 1 | Type 2 | Type 3 |
| get_signal_mode | 0Eh | Get display module signaling mode. | 1 | Yes | Yes | Yes |
| nop | 00h | No Operation | 0 | Yes | Yes | Yes |
| read_DDB_continue | A8h | Continue reading the DDB from the last read location. | variable | Yes | Yes | Yes |
| read_DDB_start | A1h | Read the DDB from the provided location. | variable | Yes | Yes | Yes |
| read_memory_continue | 3Eh | Read image data from the peripheral continuing after the last read_memory_continue or read_memory_start. | variable | Yes | Yes | No |
| read_memory_start | 2Eh | Transfer image data from the peripheral to the Host Processor interface starting at the location provided by set_column_address and set_page_address. | variable | Yes | Yes | No |
| set_3D_control | 3Dh | 3D is used on the display panel. | 2 | No | No | No |
| set_address_mode | 36h | Set the data order for transfers from the Host to the display module and from the frame memory to the display device. | 1 | Yes | Yes | Yes |
| set_column_address | 2Ah | Set the column extent. | 4 | Yes | Yes | No |
| set_display_off | 28h | Blanks the display device. | 0 | Yes | Yes | Yes |
| set_display_on | 29h | Show the image on the display device. | 0 | Yes | Yes | Yes |
| set_gamma_curve | 26h | Selects the gamma curve used by the display device. | 1 | Yes | Yes | Yes |
| set_page_address | 2Bh | Set the page extent. | 4 | Yes | Yes | No |
| set_partial_columns | 31h | Defines the number of columns in the partial display area on the display device. | 4 | Yes | Yes | No |
| set_partial_rows | 30h | Defines the number of rows in the partial display area on the display device. | 4 | Yes | Yes | No |
| set_pixel_format | 3Ah | Defines how many bits per pixel are used in the interface. | 1 | Yes | Yes | Yes |

| Command | Hex Code | Description | Number of Parameters | Display Architecture Implementation Requirement | | |
|-----------------------|----------|--|----------------------|---|--------|--------|
| | | | | Type 1 | Type 2 | Type 3 |
| set_scroll_area | 33h | Defines the vertical scrolling and fixed area on display device. | 6 | Yes | No | No |
| set_scroll_start | 37h | Defines the vertical scrolling starting point. | 2 | Yes | No | No |
| set_tear_off | 34h | Synchronization information is not sent from the display module to the host processor. | 0 | Yes | No | No |
| set_tear_on | 35h | Synchronization information is sent from the display module to the host processor at the start of VFP. | 1 | Yes | No | No |
| set_tear_scanline | 44h | Synchronization information is sent from the display module to the host processor when the display device refresh reaches the provided scanline. | 2 | Yes | No | No |
| set_vsync_timing | 40h | Set VSYNC timing | 1 | No | No | No |
| soft_reset | 01h | Software Reset | 0 | Yes | Yes | Yes |
| write_LUT | 2Dh | Fills the peripheral look-up table with the provided data. | variable | optional | No | No |
| write_memory_continue | 3Ch | Transfer image information from the Host Processor interface to the peripheral from the last written location. | variable | Yes | Yes | No |
| write_memory_start | 2Ch | Transfer image data from the Host Processor to the peripheral starting at the location provided by set_column_address and set_page_address. | variable | Yes | Yes | No |

526

527 **5.6 Command Accessibility**

528 Table 2 provides command accessibility of several combinations of display and power modes.

529

Table 2 Command Accessibility

| Command | Hex Code | Command Accessibility | | | | |
|-----------------------|----------|---|--|--|---|---------------|
| | | Normal Mode On, Idle Mode Off, Sleep Mode Off | Normal Mode On, Idle Mode On, Sleep Mode Off | Partial Mode On, Idle Mode Off, Sleep Mode Off | Partial Mode On, Idle Mode On, Sleep Mode Off | Sleep Mode On |
| enter_idle_mode | 39h | Yes | Yes | Yes | Yes | Yes |
| enter_invert_mode | 21h | Yes | Yes | Yes | Yes | Yes |
| enter_normal_mode | 13h | Yes | Yes | Yes | Yes | Yes |
| enter_partial_mode | 12h | Yes | Yes | Yes | Yes | Yes |
| enter_sleep_mode | 10h | Yes | Yes | Yes | Yes | Yes |
| exit_idle_mode | 38h | Yes | Yes | Yes | Yes | Yes |
| exit_invert_mode | 20h | Yes | Yes | Yes | Yes | Yes |
| exit_sleep_mode | 11h | Yes | Yes | Yes | Yes | Yes |
| get_3D_control | 3Fh | Yes | Yes | No | No | Yes |
| get_address_mode | 0Bh | Yes | Yes | Yes | Yes | Yes |
| get_blue_channel | 08h | Yes | Yes | N/A | N/A | Yes |
| get_compression_mode | 03h | Yes | Yes | Yes | Yes | Yes |
| get_diagnostic_result | 0Fh | Yes | Yes | Yes | Yes | Yes |
| get_display_mode | 0Dh | Yes | Yes | Yes | Yes | Yes |
| get_green_channel | 07h | Yes | Yes | N/A | N/A | Yes |
| get_pixel_format | 0Ch | Yes | Yes | Yes | Yes | Yes |
| get_power_mode | 0Ah | Yes | Yes | Yes | Yes | Yes |
| get_red_channel | 06h | Yes | Yes | N/A | N/A | Yes |
| get_scanline | 45h | Yes | Yes | Yes | Yes | Yes |
| get_signal_mode | 0Eh | Yes | Yes | Yes | Yes | Yes |
| nop | 00h | Yes | Yes | Yes | Yes | Yes |
| read_DDB_continue | A8h | Yes | Yes | Yes | Yes | Yes |
| read_DDB_start | A1h | Yes | Yes | Yes | Yes | Yes |
| read_memory_continue | 3Eh | Yes | Yes | Yes | Yes | Yes |
| read_memory_start | 2Eh | Yes | Yes | Yes | Yes | Yes |
| set_3D_control | 3Dh | Yes | Yes | No | No | Yes |
| set_address_mode | 36h | Yes | Yes | Yes | Yes | Yes |
| set_column_address | 2Ah | Yes | Yes | Yes | Yes | Yes |
| set_display_off | 28h | Yes | Yes | Yes | Yes | Yes |

| Command | Hex Code | Command Accessibility | | | | |
|-----------------------|----------|---|--|--|---|---------------|
| | | Normal Mode On, Idle Mode Off, Sleep Mode Off | Normal Mode On, Idle Mode On, Sleep Mode Off | Partial Mode On, Idle Mode Off, Sleep Mode Off | Partial Mode On, Idle Mode On, Sleep Mode Off | Sleep Mode On |
| set_display_on | 29h | Yes | Yes | Yes | Yes | Yes |
| set_gamma_curve | 26h | Yes | Yes | Yes | Yes | Yes |
| set_page_address | 2Bh | Yes | Yes | Yes | Yes | Yes |
| set_partial_columns | 31h | Yes | Yes | Yes | Yes | Yes |
| set_partial_rows | 30h | Yes | Yes | Yes | Yes | Yes |
| set_pixel_format | 3Ah | Yes | Yes | Yes | Yes | Yes |
| set_scroll_area | 33h | Yes | Yes | Yes | Yes | Yes |
| set_scroll_start | 37h | Yes | Yes | Yes | Yes | Yes |
| set_tear_off | 34h | Yes | Yes | Yes | Yes | Yes |
| set_tear_on | 35h | Yes | Yes | Yes | Yes | Yes |
| set_tear_scanline | 44h | Yes | Yes | Yes | Yes | Yes |
| set_vsync_timing | 40h | Yes | Yes | Yes | Yes | Yes |
| soft_reset | 01h | Yes | Yes | Yes | Yes | Yes |
| write_LUT | 2Dh | Yes | Yes | Yes | Yes | Yes |
| write_memory_continue | 3Ch | Yes | Yes | Yes | Yes | Yes |
| write_memory_start | 2Ch | Yes | Yes | Yes | Yes | Yes |

530 **5.7 Default Modes and Values**

531 Table 3 provides default display modes, power modes and register values.

532 **Table 3 Default Display Mode, Power Mode and Register Values**

| Command | Hex Code | Parameters | Default Modes and Values, Hex | | |
|-----------------------|----------|-------------------------------------|---|---|---|
| | | | Power-on Sequence | SW Reset | HW Reset |
| enter_idle_mode | 39h | None | Idle Mode Off | Idle Mode Off | Idle Mode Off |
| enter_invert_mode | 21h | None | Display Inversion Off | Display Inversion Off | Display Inversion Off |
| enter_normal_mode | 13h | None | Normal Display mode On | Normal Display mode On | Normal Display mode On |
| enter_partial_mode | 12h | None | Normal Display Mode On | Normal Display Mode On | Normal Display Mode On |
| enter_sleep_mode | 10h | None | Sleep Mode On | Sleep Mode On | Sleep Mode On |
| exit_idle_mode | 38h | None | Idle Mode Off | Idle Mode Off | Idle Mode Off |
| exit_invert_mode | 20h | None | Display Inversion Off | Display Inversion Off | Display Inversion Off |
| exit_sleep_mode | 11h | None | Sleep Mode On | Sleep Mode On | Sleep Mode On |
| get_3D_control | 3Fh | 1 st and 2 nd | 00h | 00h | 00h |
| get_address_mode | 0Bh | 1 st | Refer to corresponding command parameters | Refer to corresponding command parameters | Refer to corresponding command parameters |
| get_blue_channel | 08h | 1 st | 00h | 00h | 00h |
| get_compression_mode | 03h | 1 st | Refer to corresponding command parameters | Refer to corresponding command parameters | Refer to corresponding command parameters |
| get_diagnostic_result | 0Fh | 1 st | 00h | 00h | 00h |
| get_display_mode | 0Dh | 1 st | Refer to corresponding command parameters | Refer to corresponding command parameters | Refer to corresponding command parameters |
| get_green_channel | 07h | 1 st | 00h | 00h | 00h |
| get_pixel_format | 0Ch | 1 st | Refer to corresponding command parameters | Refer to corresponding command parameters | Refer to corresponding command parameters |
| get_power_mode | 0Ah | 1 st | 08h | 08h | 08h |
| get_red_channel | 06h | 1 st | 00h | 00h | 00h |
| get_scanline | 45h | 1 st and 2 nd | Refer to corresponding command parameters | Refer to corresponding command parameters | Refer to corresponding command parameters |

| Command | Hex Code | Parameters | Default Modes and Values, Hex | | |
|----------------------|----------|-------------------------------------|--|--|--|
| | | | Power-on Sequence | SW Reset | HW Reset |
| get_signal_mode | 0Eh | 1 st | Refer to corresponding command parameters | Refer to corresponding command parameters | Refer to corresponding command parameters |
| nop | 00h | None | N/A | N/A | N/A |
| read_DDB_continue | A8h | all | See [MIPI04] | | |
| read_DDB_start | A1h | all | See [MIPI04] | | |
| read_memory_continue | 3Eh | all | Random values | Not cleared | Not cleared |
| read_memory_start | 2Eh | all | Random values | Not cleared | Not cleared |
| set_3D_control | 3Dh | 1 st and 2 nd | 00h | 00h | 00h |
| set_address_mode | 36h | 1 st | 0000000b | No change from the value before SW reset | 0000000b |
| set_column_address | 2Ah | 1 st | 00h | 00h | 00h |
| | | 2 nd | 00h | 00h | 00h |
| | | 3 rd | The frame memory column address corresponding to the last vertical line. | If set_address_mode's B5 = 0; The frame memory column address corresponding to the last vertical line. If set_address_mode's B5 = 1; The frame memory column address corresponding to the last horizontal line. | The frame memory column address corresponding to the last vertical line. |
| | | 4 th | | | |
| set_display_off | 28h | None | Display Off | Display Off | Display Off |
| set_display_on | 29h | None | Display Off | Display Off | Display Off |
| set_gamma_curve | 26h | 1 st | 01h | 01h | 01h |

| Command | Hex Code | Parameters | Default Modes and Values, Hex | | |
|---------------------|----------|-----------------|--|--|--|
| | | | Power-on Sequence | SW Reset | HW Reset |
| set_page_address | 2Bh | 1 st | 00h | 00h | 00h |
| | | 2 nd | | | |
| | | 3 rd | The frame memory page address corresponding to the last horizontal line. | If set_address_mode's B5 = 0; The frame memory page address corresponding to the last horizontal line. If set_address_mode's B5 = 1; The frame memory page address corresponding to the last vertical line. | The frame memory page address corresponding to the last horizontal line. |
| | | 4 th | | | |
| set_partial_columns | 31h | 1 st | 00h | 00h | 00h |
| | | 2 nd | | | |
| | | 3 rd | The frame memory column address corresponding to the last vertical line. | The frame memory column address corresponding to the last vertical line. | The frame memory column address corresponding to the last vertical line. |
| set_partial_rows | 30h | 1 st | 00h | 00h | 00h |
| | | 2 nd | | | |
| | | 3 rd | The frame memory page address corresponding to the last horizontal line. | The frame memory page address corresponding to the last horizontal line. | The frame memory page address corresponding to the last horizontal line. |
| | | 4 th | | | |
| set_pixel_format | 3Ah | 1 st | 07h | 07h | 07h |
| set_scroll_area | 33h | 1 st | 00h | 00h | 00h |
| | | 2 nd | 00h | 00h | 00h |
| | | 3 rd | The frame memory page address corresponding to the last horizontal line. | The frame memory page address corresponding to the last horizontal line. | The frame memory page address corresponding to the last horizontal line. |
| | | 4 th | | | |
| | | 5 th | 00h | 00h | 00h |
| | | 6 th | 00h | 00h | 00h |
| set_scroll_start | 37h | 1 st | 00h | 00h | 00h |
| | | 2 nd | 00h | 00h | 00h |
| set_tear_off | 34h | None | TE line output | TE line output OFF | TE line output |


| Command | Hex Code | Parameters | Default Modes and Values, Hex | | |
|-----------------------|----------|-----------------|-------------------------------|---------------------------|---------------|
| | | | Power-on Sequence | SW Reset | HW Reset |
| set_tear_on | 35h | 1 st | OFF | | OFF |
| set_tear_scanline | 44h | 1 st | 00h | 00h | 00h |
| | | 2 nd | 00h | 00h | 00h |
| set_vsync_timing | 40h | 1 st | 00h | 00h | 00h |
| soft_reset | 01h | None | N/A | N/A | N/A |
| write_LUT | 2Dh | all | Random values | Contents of LUT protected | Random values |
| write_memory_continue | 3Ch | all | Random values | Not cleared | Not cleared |
| write_memory_start | 2Ch | all | Random values | Not cleared | Not cleared |

533 5.8 Image Data Compression

534 This section, including Section 5.8.1 shall apply for displays using Architecture Type 1, Type 2, or Type 3,
535 when DSI interface [MIPI03] forms the link between the host processor and display device.

536 A command mode display with frame memory may optionally support display stream compression if the
537 decoder is implemented on the display. When the compression scheme is enabled with the Compression
538 Mode Command short packet, defined in [MIPI03], the display shall treat all incoming pixel data as a
539 compressed bitstream. The Compression Mode Command is specified in more detail in [MIPI03].

540 Figure 1 shows possible data flow paths for when compression mode is set as "enabled" [MIPI03]
541 (Section 6.12). It is an implementation choice if Data Path 1 or Data Path 2 is used by a particular display
542 driver. If no frame memory is present, Data Path 2 is the only choice.



543

544

Figure 17 Compressed Data Flow


545 In Figure 17, displays designed to use Architecture Type 1 or Type 2, with decoder implemented, can
546 receive compressed image data using Path 1 and store it to frame memory. The decoder can then
547 decompress the compressed image data from frame memory to update the panel. A display with frame
548 memory might be able to support switching between Path 1 and Path 2 if video stream is also supported.

549 In Figure 17, displays designed to use Architecture Type 3, with decoder implemented, can receive
550 compressed image data using Path 2. See [MIPI03] for Compression Mode definition and details about
551 compressed data transport in video mode using Path 2. Switching between modes shall not cause any
552 abnormal behavior or visual defects on the panel.

553 **5.8.1 Display Stream Compression Transport In Command Mode**

554 When compression mode status is set as "enabled" in Command Mode, the compression scheme shall
 555 become active and the compressed pixel data shall be transmitted to the display using Long Packet format.
 556 See Long Packet and Command mode definition from [MIPI03]. In this case, the first byte of the payload
 557 shall be a write_memory_start or a write_memory_continue command and the display shall treat all
 558 following image data as compressed data. Data bytes following any other commands in Long Packet type
 559 shall not be treated as compressed data.

560 Figure 18 shows compressed data transportation in protocol level for Architecture Type 1 or Type 2
 561 displays using Command Mode.



562

563

Figure 18 Compressed Data Transportation in Command Mode


564 In Figure 18, Long Packet data type 0x39 is used to carry compressed image data over DSI system
 565 [MIPI03].

566 6 Command Description

567 This section defines the commands supported by a display module implementing MIPI Alliance
568 Specifications for display interfaces.

569 All commands consist of a single 8-bit byte, in some cases accompanied by parameters that supply
570 necessary information for the correct execution of the command. Generally, the command and
571 accompanying parameter bytes are transferred using serial or parallel bits 0 through 7 of the display
572 interface, regardless of the physical interface width and architecture. The only exceptions are the
573 read_memory_continue, read_memory_start, write_memory_continue, and write_memory_start commands
574 in a DBI system (see [MIPI02]). The full width of the display interface may be used by these commands.
575 See Section 6.24, Section 6.25, Section 6.44, and Section 6.45 for the command descriptions.

576 Command flow charts in this section use the symbols defined in Figure 19.



577

578

Figure 19 Flowchart Legend

579 **6.1 enter_idle_mode**

580 **Interface** All
 581 **Command** 39h
 582 **Parameters** None


583 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39h |

584 **Description**

585 This command causes the display module to enter Idle Mode.

586 In Idle Mode, color expression is reduced. Colors are shown on the display device using the MSB of each
 587 of the R, G and B color components in the frame memory.



588

589

Figure 20 enter_idle_mode Example

590

591


Table 4 enter_idle_mode Memory Content vs. Display Color

| Color | R7 R6 R5 R4 R3 R2 R1 R0 | G7 G6 G5 G4 G3 G2 G1 G0 | B7 B6 B5 B4 B3 B2 B1 B0 |
|---------|-------------------------|-------------------------|-------------------------|
| Black | 0XXXXXXXX | 0XXXXXXXX | 0XXXXXXXX |
| Blue | 0XXXXXXXX | 0XXXXXXXX | 1XXXXXXXX |
| Red | 1XXXXXXXX | 0XXXXXXXX | 0XXXXXXXX |
| Magenta | 1XXXXXXXX | 0XXXXXXXX | 1XXXXXXXX |
| Green | 0XXXXXXXX | 1XXXXXXXX | 0XXXXXXXX |
| Cyan | 0XXXXXXXX | 1XXXXXXXX | 1XXXXXXXX |
| Yellow | 1XXXXXXXX | 1XXXXXXXX | 0XXXXXXXX |
| White | 1XXXXXXXX | 1XXXXXXXX | 1XXXXXXXX |

592 **Restrictions**

593 This command has no effect when the display module is already in Idle Mode.

594 **Flow Chart**



595

596

Figure 21 enter_idle_mode Flow Chart

597 **6.2 enter_invert_mode**


598 **Interface** All
 599 **Command** 21h
 600 **Parameters** None

601 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 21h |

602 **Description**

603 This command causes the display module to invert the image data only on the display device. The frame
 604 memory contents remain unchanged. No status bits are changed.




605
 606

Figure 22 enter_invert_mode Example

607 **Restrictions**

608 This command has no effect when the display module is already inverting the display image.

609 **Flow Chart**



610
 611

Figure 23 enter_invert_mode Flow Chart

612 **6.3 enter_normal_mode**613 **Interface** All614 **Command** 13h615 **Parameters** None616 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 13h |

617 **Description**

618 This command causes the display module to enter the Normal mode.

619 Normal Mode is defined as Partial Display mode and Scroll mode are off.

620 The host processor sends PCLK, HS and VS information to Type 2 display modules two frames before this
621 command is sent when the display module is in Partial Display Mode.622 **Restrictions**

623 This command has no effect when Normal Display mode is already active.

624 **Flow Chart**

625 See Section 6.33 and Section 6.36 for details of when to use this command.

626 **6.4 enter_partial_mode**

627 **Interface** All
 628 **Command** 12h
 629 **Parameters** None

630 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 12h |

631 **Description**

632 This command causes the display module to enter the Partial Display Mode. The Partial Display Mode
 633 window is described by the set_partial_columns and set_partial_rows commands. See Section 6.33 and
 634 Section 6.34, respectively, for details. A display module should not implement enter_partial_mode in 3D
 635 Mode. If the display module implements this command in 3D Mode, the manufacturer shall specify the
 636 operation in the product datasheet.

637 To leave Partial Display Mode, the enter_normal_mode command should be written.

638 The host processor continues to send PCLK, HS and VS information to a Type 2 display module for two
 639 frames after this command is sent when the display module is in Normal Display Mode.

640 **Restrictions**

641 This command has no effect when Partial Display Mode is already active.

642 **Flow Chart**

643 See Section 6.33.

644 **6.5 enter_sleep_mode**

645 **Interface** All
 646 **Command** 10h
 647 **Parameters** None

648 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10h |

649 **Description**

650 This command causes the display module to enter the Sleep mode.

651 In this mode, all unnecessary blocks inside the display module are disabled except interface
 652 communication. This is the lowest power mode the display module supports.


653 DBI or DSI Command Mode remains operational and the frame memory maintains its contents. The host
 654 processor continues to send PCLK, HS and VS information to Type 2 and Type 3 display modules for two
 655 frames after this command is sent when the display module is in Normal mode.

656 **Restrictions**

657 This command has no effect when the display module is already in Sleep mode.

658 The host processor must wait five milliseconds before sending any new commands to a display module
 659 following this command to allow time for the supply voltages and clock circuits to stabilize.

660 The host processor must wait 120 milliseconds after sending an exit_sleep_mode command before sending
 661 an enter_sleep_mode command.

662 **Flow Chart**

663

664

Figure 24 enter_sleep_mode Flow Chart

665 **6.6 exit_idle_mode**
 666 **Interface** All
 667 **Command** 38h
 668 **Parameters** None

669 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 38h |


670 **Description**

671 This command causes the display module to exit Idle mode.

672 **Restrictions**

673 This command has no effect when the display module is not in Idle mode.

674 **Flow Chart**



675

676

Figure 25 exit_idle_mode Flow Chart

677 **6.7 exit_invert_mode**


678 **Interface** All
 679 **Command** 20h
 680 **Parameters** None

681 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20h |

682 **Description**

683 This command causes the display module to stop inverting the image data on the display device. The frame
 684 memory contents remain unchanged. No status bits are changed.




685
 686

Figure 26 exit_invert_mode Example

687 **Restrictions**

688 This command has no effect when the display module is not inverting the display image.

689 **Flow Chart**



690
 691

Figure 27 exit_invert_mode Flow Chart

692 **6.8 exit_sleep_mode**693 **Interface** All694 **Command** 11h695 **Parameters** None696 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 11h |

697 **Description**

698 This command causes the display module to exit Sleep mode. All blocks inside the display module are
699 enabled.

700 The host processor sends PCLK, HS and VS information to Type 2 and Type 3 display modules two frames
701 before this command is sent when the display module is in Normal Mode.

702 **Restrictions**

703 This command shall not cause any visible effect on the display device when the display module is not in
704 Sleep mode.


705 The host processor must wait five milliseconds after sending this command before sending another
706 command. This delay allows the supply voltages and clock circuits to stabilize.

707 The host processor must wait 120 milliseconds after sending an exit_sleep_mode command before sending
708 an enter_sleep_mode command.

709 The display module loads the display module's default values to the registers when exiting the Sleep mode.
710 There shall not be any abnormal visual effect on the display device when loading the registers if the factory
711 default and register values are the same or when the display module is not in Sleep mode.

712 The display module runs the self-diagnostic functions after this command is received. See Section 5.3 for a
713 description of the self-diagnostic functions.

714 **Flow Chart**



715

716

Figure 28 exit_sleep_mode Flow Chart

717 **6.9 get_3D_control**718 **Interface** All719 **Command** 3Fh720 **Parameters** See the following description.721 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 3Fh |

722 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|------------|-----------|-------------|-----------|-----------------|
| D→H | 0 | 0 | 3DL/R | 3DVSYNC | 3DFMT[1:0] | | 3DMODE[1:0] | | XXh |

723 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00h |

724 **Description**725 Support for get_3D_control is optional. However, if get_3D_control is supported, it shall be implemented
726 as described in this section.

727 The display module returns the values of the 3D Control Function (see [MIPI05]).

728 In 3D Mode, certain commands operate differently (see Table 7).

729 D7 – Reserved, set to ‘0’.

730 D6 – Reserved, set to ‘0’.

731 3DL/R – Left / Right Order

732 ‘0’ = Data sent left eye first, right eye next.

733 ‘1’ = Data sent right eye first, left eye next.

734 3DVSYNC – Second VSYNC Enabled between Left and Right images

735 ‘0’ = No sync pulses between left and right data.

736 ‘1’ = Sync pulse (HSYNC, VSYNC, blanking) between left and right data.

737 3DFMT[1:0] – Stereoscopic Image Format

738 ‘00’ = Line (alternating lines of left and right data).

739 ‘01’ = Frame (alternating frames of left and right data).

740 ‘10’ = Pixel (alternating pixels of left and right data).

741 ‘11’ = Reserved

742 3DMODE[1:0] – 3D Mode On / Off, Display Orientation

743 '00' = 3D Mode Off (2D Mode On).

744 '01' = 3D Mode On, Portrait Orientation.


745 '10' = 3D Mode On, Landscape Orientation.

746 '11' = Reserved.

747 **Restrictions**

748 None

749 **Flow Chart**



750

751

Figure 29 get_3D_control Flow Chart

752 **6.10 get_address_mode**753 **Interface** All754 **Command** 0Bh755 **Parameters** See the following description.756 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0Bh |

757 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXh |

758 **Description**

759 The display module returns the current status.

760 In 2D mode, a device shall use the parameter bit definitions for D7 through D0 as provided.

761 In 3D Mode, a device shall set inapplicable bits to '0'. Which bits are relevant in 3D Mode is
 762 implementation-specific. The manufacturer of a device shall describe any such implementation-specific
 763 behavior in the product datasheet.

764 If the device supports compression and the coding system referenced by [VESA01] is selected (see
 765 Section 5.8) as the compression mode algorithm, functionality of some bits cannot be guaranteed. Thus, all
 766 inapplicable bits are set to '0'. If the device supports a vendor specific algorithm, the manufacturer of the
 767 device shall define which bits shall be supported when compression mode status is 'enabled'.

768 **D7 – Page Address Order**

769 If the coding system referenced by [VESA01] is selected as the active compression algorithm, this bit is
 770 set as '0'.

771 '0' = Top to Bottom

772 '1' = Bottom to Top

773 **D6 – Column Address Order**

774 If the coding system referenced by [VESA01] is selected as the active compression algorithm, this bit is
 775 set as '0'.

776 '0' = Left to Right

777 '1' = Right to Left

778 **D5 - Page/Column Order**

779 If the coding system referenced by [VESA01] is selected as the active compression algorithm, this bit is
 780 set as '0'.


781 '0' = Normal Mode

- 782 '1' = Reverse Mode
- 783 D4 – Line Address Order
- 784 '0' = LCD Refresh Top to Bottom
- 785 '1' = LCD Refresh Bottom to Top
- 786 D3 – RGB/BGR Order
- 787 '0' = RGB
- 788 '1' = BGR
- 789 D2 – Display Data Latch Data Order
- 790 '0' = LCD Refresh Left to Right
- 791 '1' = LCD Refresh Right to Left
- 792 Not applicable for display modules scanned line by line
- 793 D1 – Flip Horizontal
- 794 This bit flips the image shown on the display device left to right. No change is made to the frame
795 memory.
- 796 '0' = Normal
- 797 '1' = Flipped
- 798 D0 – Flip Vertical
- 799 This bit flips the image shown on the display device top to bottom. No change is made to the frame
800 memory.
- 801 '0' = Normal
- 802 '1' = Flipped

803 **Restrictions**

804 None

805 **Flow Chart**



806

807

Figure 30 get_address_mode Flow Chart

808 **6.11 get_blue_channel**809 **Interface** All810 **Command** 08h811 **Parameters** See the following description.812 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08h |

813

814 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | XXh |

815 **Description**

816 The display module returns the blue component value of the first pixel in the active frame. This command
817 is only valid for Type 2 and Type 3 display modules.

818 In 2D mode, a device shall use the bit definitions for D7 through D0 as provided. B7 is the MSB and B0 is
819 the LSB.

820 Only the relevant bits are used according to the pixel format; unused bits are set to '0'

821 Examples:

- 822 • 12-bit format: B3 is MSB and B0 is LSB. B[7:4] are set to '0'.
- 823 • 16-bit format: B5 is MSB, B1 is LSB and B7, B6 and B0 are set to '0'.
- 824 • 18-bit format: B5 is MSB and B0 is LSB. B7 and B6 are set to '0'.
- 825 • 24-bit format: B7 is MSB and B0 is LSB. All bits are used.


826 In 3D Mode, get_blue_channel shall return the blue component of the first pixel of the active frame in
827 memory. See Section 6.26 for bit order dependency.

828 If Compression Mode bit CMODE = 1:

829 This command returns the first of three eight-bit values.

830 **Restrictions**

831 None

832 **Flow Chart**

833

834

Figure 31 get_blue_channel Flow Chart

835 **6.12 get_compression_mode**836 **Interface** All837 **Command** 03h838 **Parameters** See the following description.839 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03h |

840 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|-------------|----|----|------------|----|-------|----------|
| D→H | 0 | 0 | PPSSEL[1:0] | | 0 | ALGID[1:0] | | CMODE | xxh |

841 **Description**

842 Support for get_compression_mode is optional. If compression support is implemented the display module
843 returns the current status of compression mode.

844 Display shall use parameter bit definitions as provided.

845 D7 – Reserved, set as ‘0’

846 D6 – Reserved, set as ‘0’

847 PPSSEL[1:0] – PPS Table selector

848 ‘00’ = PPS Table 1 (default)

849 ‘01’ = PPS Table 2

850 ‘10’ = PPS Table 3

851 ‘11’ = PPS Table 4

852 D3 – Reserved, set as ‘0’

853 ALGID[1:0] – Algorithm identifier

854 ‘00’ = VESA DSC Standard 1.1 [VESA01]

855 ‘01’ = Reserved

856 ‘10’ = Reserved

857 ‘11’ = Vendor specific algorithm

858 CMODE – Compression mode enable/disable


859 ‘0’ = Compression mode is disabled (default)

860 ‘1’ = Compression mode is enabled

861 **Restrictions**

862 None

863 **Flow Chart**



864

865

Figure 32 get_compression_mode Flow Chart

866 **6.13 get_diagnostic_result**
 867 **Interface** All
 868 **Command** 0Fh
 869 **Parameters** See the following description.

870 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0Fh |

871

872 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | D7 | D6 | D5 | D4 | 0 | 0 | 0 | 0 | XXh |

873 **Description**

874 The display module returns the self-diagnostic results following a Sleep Out command. See Section 5.3 for
 875 a description of the status results.

876 D7 – Register Loading Detection

877 D6 – Functionality Detection

878 D5 – Chip Attachment Detection

879 Set to ‘0’ if feature unimplemented.

880 D4 – Display Glass Break Detection

881 Set to ‘0’ if feature unimplemented.


882 D[3:0] – Reserved

883 Set to ‘0’.

884 **Restrictions**

885 None

886 **Flow Chart**



887

888

Figure 33 get_diagnostic_result Flow Chart

889 **6.14 get_display_mode**890 **Interface** All891 **Command** 0Dh892 **Parameters** See the following description.893 **Command**

| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| Direction H→D | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0Dh |

894

895 **Parameter**

| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| Direction D→H | D7 | 0 | D5 | 0 | 0 | D2 | D1 | D0 | XXh |

896 **Description**

897 The display module returns the Display Image Mode status.

898 D7 – Vertical Scrolling Status

899 ‘0’ = Vertical Scrolling is Off.

900 ‘1’ = Vertical Scrolling is On.

901 D6 – Reserved

902 Set to ‘0’.

903 D5 – Inversion On/Off

904 ‘0’ = Inversion is Off.

905 ‘1’ = Inversion is On.

906 D4 – Reserved

907 Set to ‘0’.

908 D3 – Reserved

909 Set to ‘0’.

910 D[2:0] – Gamma Curve Selection

911

Table 5 Gamma Curve Selection


| Gamma Curve Selection | D2 | D1 | D0 | Gamma Set (26h) Parameter |
|------------------------------|-----------|-----------|-----------|----------------------------------|
| Gamma Curve 1 | 0 | 0 | 0 | GC0 |
| Gamma Curve 2 | 0 | 0 | 1 | GC1 |
| Gamma Curve 3 | 0 | 1 | 0 | GC2 |
| Gamma Curve 4 | 0 | 1 | 1 | GC3 |
| Reserved | 1 | 0 | 0 | Reserved |

| Gamma Curve Selection | D2 | D1 | D0 | Gamma Set (26h) Parameter |
|-----------------------|----|----|----|---------------------------|
| Reserved | 1 | 0 | 1 | Reserved |
| Reserved | 1 | 1 | 0 | Reserved |
| Reserved | 1 | 1 | 1 | Reserved |

912 **Restrictions**

913 None

914 **Flow Chart**



915

916

Figure 34 get_display_mode Flow Chart

917 **6.15 get_green_channel**918 **Interface** All919 **Command** 07h920 **Parameters** See the following description.921 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07h |

922 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 | XXh |

923 **Description**

924 The display module returns the green component value of the first pixel in the active frame. This command
 925 is only valid for Type 2 and Type 3 display modules.

926 In 2D mode, a device shall use the bit definitions for D7 through D0 as provided. G7 is the MSB and G0 is
 927 the LSB.

928 Only the relevant bits are used according to the pixel format; unused bits are set to '0'

929 Examples:

- 930 • 12-bit format: G3 is MSB and G0 is LSB. G[7:4] are set to '0'.
- 931 • 16-bit format: G5 is MSB, G0 is LSB and G7 and G6 are set to '0'.
- 932 • 18-bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to '0'.
- 933 • 24-bit format: G7 is MSB and G0 is LSB. All bits are used.


934 In 3D Mode, get_green_channel shall return the green component of the first pixel of the active frame in
 935 memory. See Section 6.26 for bit order dependency.

936 If Compression Mode bit CMODE = 1:

937 This command returns the second of three eight-bit values.

938 **Restrictions**

939 None

940 **Flow Chart**

941

942

Figure 35 get_green_channel Flow Chart

943 **6.16 get_pixel_format**944 **Interface** All945 **Command** 0Ch946 **Parameters** See the following description.947 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0Ch |

948 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | 0 | D6 | D5 | D4 | 0 | D2 | D1 | D0 | XXh |

949 **Description**

950 This command gets the pixel format for the RGB image data used by the interface.

951 D[6:4] – DPI Pixel Format Definition

952 D[2:0] – DBI Pixel Format Definition

953 D7 and D3 are not used.

954 The pixel formats are shown in Table 6.

955 **Table 6 Interface Pixel Formats**

| Pixel Format | D6/D2 | D5/D1 | D4/D0 |
|---------------------|--------------|--------------|--------------|
| Reserved | 0 | 0 | 0 |
| 3 bits/pixel | 0 | 0 | 1 |
| 8 bits/pixel | 0 | 1 | 0 |
| 12 bits/pixel | 0 | 1 | 1 |
| Reserved | 1 | 0 | 0 |
| 16 bits/pixel | 1 | 0 | 1 |
| 18 bits/pixel | 1 | 1 | 0 |
| 24 bits/pixel | 1 | 1 | 1 |

956 If a particular interface, either DBI or DPI, is not used then the corresponding bits in the parameter returned
 957 from the display module are undefined. Therefore, for a DBI display module, the Host shall ignore D[6:4]
 958 and for a DPI display module, the Host shall ignore D[2:0].


959 If Compression Mode bit CMODE = 1:

960 This feature is not supported, return Reserved.

961 **Restrictions**

962 None

963 **Flow Chart**



964

965

Figure 36 get_pixel_format Flow Chart

966 **6.17 get_power_mode**967 **Interface** All968 **Command** 0Ah969 **Parameters** See the following description.970 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0Ah |

971 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | 0 | 0 | XXh |

972 **Description**

973 The display module returns the current power mode.

974 D7 – Reserved

975 Set to ‘0’

976 D6 - Idle Mode On/Off

977 ‘0’ = Idle Mode Off.

978 ‘1’ = Idle Mode On.

979 D5 – Partial Mode On/Off

980 ‘0’ = Partial Mode Off.

981 ‘1’ = Partial Mode On.

982 D4 – Sleep Mode

983 ‘0’ = Sleep Mode On.

984 ‘1’ = Sleep Mode Off.

985 D3 – Display Normal Mode On/Off

986 ‘0’ = Display Normal Mode Off.

987 ‘1’ = Display Normal Mode On.

988 D2 – Display On/Off

989 ‘0’ = Display is Off.

990 ‘1’ = Display is On.

991 D1 – Reserved

992 Set to '0'


993 D0 – Reserved

994 Set to '0'

995 **Restrictions**

996 None

997 **Flow Chart**



998

999

Figure 37 get_power_mode Flow Chart

1000 **6.18 get_red_channel**

1001 **Interface** All

1002 **Command** 06h

1003 **Parameters** See the following description.

1004 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06h |

1005 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | XXh |

1006 **Description**

1007 The display module returns the red component value of the first pixel in the active frame. This command is
 1008 only valid for Type 2 and Type 3 display modules.

1009 In 2D mode, a device shall use the bit definitions for D7 through D0 as provided. R7 is the MSB and R0 is
 1010 the LSB.

1011 Only the relevant bits are used according to the pixel format; unused bits are set to '0'

1012 Examples:

- 1013 • 12-bit format: R3 is MSB and R0 is LSB. R[7:4] are set to '0'.
- 1014 • 16-bit format: R5 is MSB, R1 is LSB and R7, R6 and R0 are set to '0'.
- 1015 • 18-bit format: R5 is MSB and R0 is LSB. R7 and R6 are set to '0'.
- 1016 • 24-bit format: R7 is MSB and R0 is LSB. All bits are used.

1017 In 3D Mode, get_red_channel shall return the red component of the first pixel of the active frame in
 1018 memory. See Section 6.26 for bit order dependency.


1019 If Compression Mode bit CMODE = 1:

1020 This command returns the third of three eight-bit values.

1021 **Restrictions**

1022 None

1023 **Flow Chart**



1024

1025

Figure 38 get_red_channel Flow Chart

1026 **6.19 get_scanline**1027 **Interface** All1028 **Command** 45h1029 **Parameters** See the following description.1030 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 45h |

1031 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|----|----|----------|
| D→H | N15 | N14 | N13 | N12 | N11 | N10 | N9 | N8 | XXh |

1032 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | XXh |

1033 **Description**

1034 The display module returns the current scanline, N, used to update the display device. The total number of
 1035 scanlines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scanline is defined as
 1036 the first line of V Sync and is denoted as Line 0.

1037 In Sleep Mode, the value returned by get_scanline is undefined.


1038 See [MIPI01] for definitions of VSYNC, VBP, VACT, and VFP.

1039 In 2D mode, the scanline value of the display memory and the display panel is the same.

1040 In 3D Mode, the scanline value of the display memory and the display panel can be different; get_scanline
 1041 shall return the current scanline of the display panel.

1042 **Restrictions**

1043 None

1044 **Flow Chart**

1045

1046

Figure 39 get_scanline Flow Chart

1047 **6.20 get_signal_mode**
 1048 **Interface** All
 1049 **Command** 0Eh
 1050 **Parameters** See the following description.

1051 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0Eh |

1052 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | D7 | D6 | 0 | 0 | 0 | 0 | 0 | 0 | X0h |

1053 **Description**

1054 The display module returns the Display Signal Mode.

1055 D7 – Tearing Effect Line

1056 ‘0’ = Tearing Effect Line Off.

1057 ‘1’ = Tearing Effect On.

1058 D6 – Tearing Effect Line Output Mode.

1059 See [MIPI02] and Section 6.39 for mode definitions.

1060 ‘0’ = Mode 0.

1061 ‘1’ = Mode 1.


1062 D[5:0] – Reserved

1063 Set to ‘0’.

1064 **Restrictions**

1065 None

1066 **Flow Chart**



1067

1068

Figure 40 get_signal_mode Flow Chart

1069 **6.21 nop**
 1070 **Interface** All
 1071 **Command** 00h
 1072 **Parameters** None

1073 **Command**

| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| Direction H→D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00h |

1074 **Description**

1075 This command does not have any effect on the display module. The nop command may be used to
 1076 terminate a Frame Memory Read or Frame Memory Write as described in Section 6.24 and Section 6.44,
 1077 respectively.

1078 **Restrictions**

1079 None

1080 **Flow Chart**

1081 None

1082 **6.22 read_DDB_continue**
 1083 **Interface** All
 1084 **Command** A8h
 1085 **Parameters** See the following description.

1086 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | A8h |

1087 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXh |
| | | | | . | | | | | |
| | | | | . | | | | | |
| | | | | . | | | | | |

1091 **Parameter N**


| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXh |

1092 **Description**
 1093 See Section 6.23.

1094 **Restrictions**

1095 A read_DDB_start command should be executed at least once before a read_DDB_continue command to
 1096 define the read location. Otherwise, data read with a read_DDB_continue command is undefined.

1097 **Flow Chart**



1098
 1099 **Figure 41 read_DDB_continue Flow Chart**

1100 **6.23 read_DDB_start**1101 **Interface** All1102 **Command** A1h1103 **Parameters** See the following description.1104 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A1h |

1105 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | XXh |

1106 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXh |

1107 **Parameter 3**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | XXh |

1108 **Parameter 4**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXh |

1109 **Parameter 5**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXh |

1110 **Description**

1111 This command reads identifying and descriptive information from the peripheral. This information is
 1112 organized in the Device Descriptor Block (DDB) stored on the peripheral. The response to this command
 1113 returns a sequence of bytes that may be any length up to 64K bytes. Note that the returned sequence of
 1114 bytes does not necessarily correspond to the entire DDB; it may be a portion of a larger block of data.

1115 The format of returned data is as follows:

1116 Parameter 1: MS (most significant) byte of Supplier ID. Supplier ID is a unique value assigned to each
 1117 peripheral supplier by the MIPI organization.

1118 Parameter 2: LS (least significant) byte of Supplier ID.

1119 Parameter 3: MS (most significant) byte of Supplier Elective Data. This is a byte of information that is
 1120 determined by the supplier. It could include model number or revision information, for
 1121 example.

1122 Parameter 4: LS (least significant) byte of Supplier Elective Data

1123 Parameter 5: single-byte *Escape or Exit Code* (EEC). The code is interpreted as follows:

- 1124 • FFh - Exit code – there is no more data in the Descriptor Block
- 1125 • 00h - Escape code – there is supplier-proprietary data in the Descriptor Block (does not conform to
1126 any MIPI Alliance specification)
- 1127 • Any other value – there is DDB data in the Descriptor Block.

1128 DDBs may contain many more data fields providing information about the peripheral.

1129 In a DSI system, read activity takes the form of two separate transactions across the bus: first the read
1130 command read_DDB_start from host processor to peripheral, which includes the bus turn-around token.
1131 The peripheral then takes control of the bus and returns the requested data. The peripheral response to
1132 read_DDB_start is a Long Packet type, so its length may be up to 64K bytes unless limited by a previous
1133 set_max_return_size command.


1134 The response to a read_DDB_start command always starts at the beginning of the Device Descriptor Block.
1135 After receiving the first packet and processing the returned DDB data, the host processor may initiate a
1136 read_DDB_continue command to access the next portion of the DDB. A read_DDB_continue command
1137 begins the next read at the location following the last byte of the previous data read from the DDB.

1138 Subsequent read_DDB_continue commands can be used to read a DDB or supplier-proprietary block of
1139 arbitrary size. There is, however, no obligation to read the entire block. The host processor may choose to
1140 stop reading after completion of any read_DDB_xxx command.

1141 **Restrictions**

1142 None

1143 **Flow Chart**



1144

1145

Figure 42 read_DDB_start Flow Chart

1146 **6.24 read_memory_continue**1147 **Interface** All1148 **Command** 3Eh1149 **Parameters** See the following description.1150 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 3Eh |

1151 **Pixel Data 1**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| D→H | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1152

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1153

1154

1155

.

.

.1156 **Pixel Data N**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| D→H | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1157

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1158 **Description**

1159 This command transfers image data from the display module's frame memory to the host processor
 1160 continuing from the location following the previous read_memory_continue or read_memory_start
 1161 command.

1162 If set_address_mode B5 = 0:

1163 Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or
 1164 read_memory_continue. The column register is then incremented and pixels are read from the frame
 1165 memory until the column register equals the End Column (EC) value. The column register is then reset to
 1166 SC and the page register is incremented. Pixels are read from the frame memory until the page register
 1167 equals the End Page (EP) value and the column register equals the EC value, or the host processor sends
 1168 another command.

1169 If set_address_mode B5 = 1:

1170 Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or
 1171 read_memory_continue. The page register is then incremented and pixels are read from the frame memory
 1172 until the page register equals the End Page (EP) value. The page register is then reset to SP and the column
 1173 register is incremented. Pixels are read from the frame memory until the column register equals the End
 1174 Column (EC) value and the page register equals the EP value, or the host processor sends another
 1175 command.

1176 If Compression Mode bit CMODE = 1:

1177 Pixel format of the returned data format might not follow color encoding (defined in Annex A)
1178 since image data stored in frame memory is compressed.

1179 See Section 6.28 for descriptions of the Start Column and End Column values.

1180 See Section 6.32 for descriptions of the Start Page and End Page values.

1181 See Section 8 in [MIPI01] and Section 10 in [MIPI02] for color encoding for 8 or 9 bit image data.

1182 **Note:**

1183 *The command description shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities*
1184 *not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel data*
1185 *transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.*


1186 In 3D Mode, read_memory_continue shall return data in the same format that is set by set_3D_control,
1187 defining pixel order, and transmission format.

1188 **Restrictions**

1189 Regardless of the interface format chosen with the set_pixel_format command, the pixel format of the
1190 returned data is always the maximum pixel depth supported by the display module. The display module
1191 documentation shall describe the maximum pixel depth as well as the format of the data returned by the
1192 display module when using this command.

1193 A read_memory_start should follow a set_column_address, set_page_address or set_address_mode to
1194 define the read location. Otherwise, data read with read_memory_continue is undefined.

1195 **Flow Chart**



1196

1197

Figure 43 read_memory_continue Flow Chart

1198 **6.25 read_memory_start**1199 **Interface** All1200 **Command** 2Eh1201 **Parameters** See the following description.1202 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 2Eh |

1203 **Pixel Data 1**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| D→H | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1204

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1205

1206

1207

.

.

.1208 **Pixel Data N**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| D→H | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1209

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| D→H | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1210 **Description**

1211 This command transfers image data from the display module's frame memory to the host processor starting
1212 at the pixel location specified by preceding set_column_address and set_page_address commands.

1213 If set_address_mode B5 = 0:

1214 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.


1215 Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read
1216 from the frame memory until the column register equals the End Column (EC) value. The column register
1217 is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the
1218 page register equals the End Page (EP) value and the column register equals the EC value, or the host
1219 processor sends another command.

1220 If set_address_mode B5 = 1:

1221 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1222 Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from
1223 the frame memory until the page register equals the End Page (EP) value. The page register is then reset to
1224 SP and the column register is incremented. Pixels are read from the frame memory until the column register
1225 equals the End Column (EC) value and the page register equals the EP value, or the host processor sends
1226 another command.

- 1227 If Compression Mode bit CMODE = 1:
- 1228 Pixel format of the returned data format might not follow color encoding (defined in Annex A)
- 1229 since image data stored in frame memory is compressed.
- 1230 See Section 6.28 for descriptions of the Start Column and End Column values.
- 1231 See Section 6.32 for descriptions of the Start Page and End Page values.
- 1232 See Section 8 in [MIPI01] and Section 10 in [MIPI02] for color encoding for 8 or 9 bit image data.
- 1233 **Note:**
- 1234 *The command description shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities*
- 1235 *not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel data*
- 1236 *transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.*
- 1237 In 3D Mode, read_memory_start shall return data in the same format that is set by set_3D_control, defining
- 1238 pixel order, and transmission format.
- 1239 **Restrictions**
- 1240 Regardless of the interface format chosen with the set_pixel_format command, the pixel format of the
- 1241 returned data is always the maximum pixel depth supported by the display module. The display module
- 1242 documentation shall describe the maximum pixel depth as well as the format of the data returned by the
- 1243 display module when using this command.
- 1244 **Flow Chart**



1245

1246

Figure 44 read_memory_start Flow Chart

1247 **6.26 set_3D_control**1248 **Interface** All1249 **Command** 3Dh1250 **Parameters** See the following description.1251 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 3Dh |

1252 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|------------|-----------|-------------|-----------|-----------------|
| H→D | 0 | 0 | 3DL/R | 3DVSYNC | 3DFMT[1:0] | | 3DMODE[1:0] | | XXh |

1253 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00h |

1254 **Description**

1255 Support for set_3D_control is optional. However, if set_3D_control is supported, it shall be implemented as
 1256 described in this section.

1257 The display module sets the values of the 3D Control Function (see [MIPI05]).

1258 In 3D Mode, certain commands operate differently (see Table 7).

1259 D7 – Reserved, set to ‘0’.

1260 D6 – Reserved, set to ‘0’.

1261 3DL/R – Left / Right Order

1262 ‘0’ = Data sent left eye first, right eye next.

1263 ‘1’ = Data sent right eye first, left eye next.

1264 3DVSYNC – Second VSYNC Enabled between Left and Right images

1265 ‘0’ = No sync pulses between left and right data.

1266 ‘1’ = Sync pulse (HSYNC, VSYNC, blanking) between left and right data.

1267 3DFMT[1:0] – Stereoscopic Image Format

1268 ‘00’ = Line (alternating lines of left and right data).

1269 ‘01’ = Frame (alternating frames of left and right data).

1270 ‘10’ = Pixel (alternating pixels of left and right data).

1271 ‘11’ = Reserved

1272 3DMODE[1:0] – 3D Mode On / Off, Display Orientation

1273 '00' = 3D Mode Off (2D Mode On).

1274 '01' = 3D Mode On, Portrait Orientation.

1275 '10' = 3D Mode On, Landscape Orientation.

1276 '11' = Reserved.

1277 Table 7 summarizes the commands affected by set_3D_control.

1278


Table 7 DCS 3D Commands

| Command | Description |
|-----------------------|---|
| get_address_mode | In 3D Mode, bits not applicable to 3D Mode are set to '0'. |
| get_blue_channel | In 3D Mode, returns the blue component of the first pixel of the active frame in memory. |
| get_green_channel | In 3D Mode, returns the green component of the first pixel of the active frame in memory. |
| get_red_channel | In 3D Mode, returns the red component of the first pixel of the active frame in memory. |
| get_scanline | In 3D Mode, returns the current scanline of the display panel. |
| read_memory_start | In 3D Mode, returns data in the same format configured by set_3D_control. |
| read_memory_continue | In 3D Mode, returns data in the same format configured by set_3D_control. |
| write_memory_start | In 3D Mode, the pixel order and transmission format are set by set_3D_control. |
| write_memory_continue | In 3D Mode, the pixel order and transmission format are set by set_3D_control. |
| set_column_address | In 3D Mode, bits not applicable to 3D Mode are set to '0'. |
| set_page_address | The behavior of this command in 3D Mode, if supported, is specified in the product datasheet. |
| set_partial_columns | The behavior of this command in 3D Mode, if supported, is specified in the product datasheet. |
| set_tear_scanline | The behavior of this command in 3D Mode, if supported, is specified in the product datasheet. |
| set_tear_on | In 3D Mode, this command is affected by 3DVSYN in set_3D_control. |

1279 **Restrictions**

1280 None

1281 **Flow Chart**



1282

1283

Figure 45 set_3D_control Flow Chart

1284 **6.27 set_address_mode**1285 **Interface** All1286 **Command** 36h1287 **Parameters** See the following description.1288 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 36h |

1289 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | XXh |

1290 **Description**

1291 This command sets the data order for transfers from the host processor to display module's frame memory, bits B[7:5], and from the display module's frame memory to the display device, bits B[4:0].

1293 In 2D mode, a device shall use the parameter bit definitions for B7 through B0 as provided.

1294 In 3D Mode, a device shall set inapplicable bits to '0'. Which bits are relevant in 3D Mode is implementation-specific. The manufacturer of a device shall describe any such implementation-specific behavior in the product datasheet.

1297 If the device supports compression and the coding system referenced by [VESA01] is selected (see Section 5.8) as the compression mode algorithm, functionality of some bits cannot be guaranteed. Thus, all inapplicable bits are set to '0'. If the device supports a vendor specific algorithm, the manufacturer of the device shall define which bits shall be supported when compression mode status is 'enabled'.

1301 All bits are valid for peripherals based on the Type 2 display architecture operating in Command Mode, or for peripherals based on the Type 1 display architecture. Bits B5, B4, B2, B1 and B0 have no effect on peripherals based on the Type 2 display architecture operating in Video Mode, or for peripherals based on the Type 3 display architecture.

1305 No status bits are changed.


1306 B7 – Page Address Order

1307 This bit controls the order that Pages of data are transferred from the host processor to the peripheral's frame memory for a Type 1 or a Type 2 display architecture operating in Command Mode. This bit also controls the Host processor to display device data latching order for a Type 2 or Type 3 display architecture operating in Video Mode.

1311 If VESA DSC Standard 1.0 [VESA01] is selected for active compression algorithm, this bit is set as '0'

1312 '0' = Top to Bottom, Pages transferred from SP to EP

1313 '1' = Bottom to Top, Pages transferred from EP to SP



1314

1315

Figure 46 B7 Page Address Order


1316 B6 – Column Address Order

1317 This bit controls the order that Columns of data are transferred from the host processor to the peripheral's
 1318 frame memory for a Type 1 or Type 2 display architecture operating in Command Mode. This bit also
 1319 controls the Host processor to display device data latching order for a Type 2 or Type 3 display architecture
 1320 operating in Video Mode.

1321 If VESA DSC Standard 1.0 [VESA01] is selected for active Left compression algorithm, this bit is set as '0'

1322 '0' = Left to Right, Columns transferred from SC to EC

1323 '1' = Right to Left, Columns transferred from EC to SC



1324

1325

Figure 47 B6 Column Address Order

1326 B5 – Page/Column Addressing Order

1327 This bit controls the order that Columns of data are transferred from the host processor to the peripheral's
 1328 frame memory.


1329 If VESA DSC Standard 1.0 [VESA01] is selected for active compression algorithm, this bit is set as '0'

1330 '0' = Normal Mode

1331 See Section 6.45 (B5 = 0) for a description of Normal Mode operation.

1332 '1' = Reverse Mode

1333 See Section 6.45 (B5 = 1) for a description of Reverse Mode operation.



1334

1335

Figure 48 B5 Page/Column Addressing Order

1336 B4 – Display Device Line Refresh Order

1337 This bit controls the display device’s horizontal line refresh order. The image shown on the display device
1338 is unaffected, regardless of the bit setting.

1339 ‘0’ = Display device is refreshed from the top line to the bottom line


1340 ‘1’ = Display device is refreshed from the bottom line to the top line

1341 B3 – RGB/BGR Order

1342 This bit controls the RGB data latching order transferred from the peripheral’s frame memory to the display
1343 device for a Type 1 or a Type 2 display architecture operating in Command Mode. This bit also controls the
1344 RGB data latching order transfer from the Host processor to the display device for a Type 2 or a Type 3
1345 display architecture operating in Video Mode.

1346 ‘0’ = Pixels sent in RGB order

1347 ‘1’ = Pixels sent in BGR order



1348

1349

Figure 49 B3 RGB Order

1350 B2 – Display Data Latch Data Order

1351 This bit controls the display device’s vertical line data latch order. The image shown on the display device
1352 is unaffected, regardless of the bit setting.

1353 ‘0’ = Display device is refreshed from the left side to the right side

1354 ‘1’ = Display device is refreshed from the right side to the left side

1355 **Note:**


1356 *This bit has no visual effect if the display device is refreshed line by line.*

1357 B1 – Flip Horizontal

1358 This bit flips the image shown on the display device left to right. No change is made to the frame memory.

1359 ‘0’ = Normal

1360 ‘1’ = Flipped



1361

1362

Figure 50 B1 Flip Horizontal


1363 B0 – Flip Vertical

1364 This bit flips the image shown on the display device top to bottom by changing the gate scanning order.

1365 Neither the frame memory contents nor the order data is read from frame memory is changed.

1366 ‘0’ = Normal

1367 ‘1’ = Flipped



1368


1369

Figure 51 B0 Flip Vertical

1370 **Restrictions**

1371 None

1372 **Flow Chart**



1373

1374

Figure 52 set_address_mode Flow Chart

1375 **6.28 set_column_address**1376 **Interface** All1377 **Command** 2Ah1378 **Parameters** See the following description.1379 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 2Ah |

1380 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|-----|-----|----------|
| H→D | SC15 | SC14 | SC13 | SC12 | SC11 | SC10 | SC9 | SC8 | XXh |

1381 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| H→D | SC7 | SC6 | SC5 | SC4 | SC3 | SC2 | SC1 | SC0 | XXh |

1382 **Parameter 3**


| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|-----|-----|----------|
| H→D | EC15 | EC14 | EC13 | EC12 | EC11 | EC10 | EC9 | EC8 | XXh |

1383 **Parameter 4**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| H→D | EC7 | EC6 | EC5 | EC4 | EC3 | EC2 | EC1 | EC0 | XXh |

1384 **Description**

1385 This command defines the column extent of the frame memory accessed by the host processor with the
 1386 read_memory_continue and write_memory_continue commands. No status bits are changed. A display
 1387 module should not implement set_column_address in 3D Mode. If the display module implements this
 1388 command in 3D Mode, the manufacturer shall specify the operation in the product datasheet.



1389

1390


Figure 53 set_column_address Example

1391 **Restrictions**

1392 SC[15:0] must always be equal to or less than EC[15:0].

1393 If SC[15:0] or EC[15:0] is greater than the available frame memory then the parameter is not updated.

1394 **Flow Chart**



1395

1396

Figure 54 set_column_address Flow Chart


1397 **6.29 set_display_off**
 1398 **Interface** All
 1399 **Command** 28h
 1400 **Parameters** None

1401 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28h |

1402 **Description**

1403 This command causes the display module to stop displaying the image data on the display device. The
 1404 frame memory contents remain unchanged. No status bits are changed.




1405
 1406

Figure 55 set_display_off Example

1407 **Restrictions**

1408 This command has no effect when the display panel is already off.

1409 **Flow Chart**



1410
 1411

Figure 56 set_display_off Flow Chart


1412 **6.30 set_display_on**
 1413 **Interface** All
 1414 **Command** 29h
 1415 **Parameters** None

1416 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29h |

1417 **Description**

1418 This command causes the display module to start displaying the image data on the display device. The
 1419 frame memory contents remain unchanged. No status bits are changed.




1420
 1421

Figure 57 set_display_on Example

1422 **Restrictions**

1423 This command has no effect when the display panel is already on.

1424 **Flow Chart**



1425
 1426

Figure 58 set_display_on Flow Chart

1427 **6.31 set_gamma_curve**1428 **Interface** All1429 **Command** 26h1430 **Parameters** See the following description.1431 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 26h |

1432 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| H→D | GC7 | GC6 | GC5 | GC4 | GC3 | GC2 | GC1 | GC0 | XXh |

1433 **Description**

1434 This command selects the desired gamma curve for the display device. Four fixed gamma curves are
 1435 defined in Section 5.2. A curve is selected by setting the appropriate bit in the parameter as described in
 1436 Table 8.


1437

Table 8 Gamma Curves

| GC[7:0] | Parameter | Curve Selected |
|---------|-----------|-------------------|
| 00h | None | No curve selected |
| 01h | GC0 | Gamma Curve 1 |
| 02h | GC1 | Gamma Curve 2 |
| 04h | GC2 | Gamma Curve 3 |
| 08h | GC3 | Gamma Curve 4 |

1438 **Note:**1439 *All other values are reserved.*1440 **Restrictions**

1441 Values of GC[7:0] not shown in Table 8 are reserved and shall not change the currently selected gamma
 1442 curve.

1443 **Flow Chart**

1444

1445

Figure 59 set_gamma_curve Flow Chart

1446 **6.32 set_page_address**1447 **Interface** All1448 **Command** 2Bh1449 **Parameters** See the following description.1450 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 2Bh |

1451 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|-----|-----|----------|
| H→D | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP8 | XXh |

1452 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | SP 7 | SP 6 | SP 5 | SP 4 | SP 3 | SP 2 | SP 1 | SP 0 | XXh |

1453 **Parameter 3**


| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|-----|-----|----------|
| H→D | EP15 | EP14 | EP13 | EP12 | EP11 | EP10 | EP9 | EP8 | XXh |

1454 **Parameter 4**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|------|------|------|------|------|------|------|----------|
| H→D | EP7 | EP 6 | EP 5 | EP 4 | EP 3 | EP 2 | EP 1 | EP 0 | XXh |

1455 **Description**

1456 This command defines the page extent of the frame memory accessed by the host processor with the
 1457 write_memory_continue and read_memory_continue command. No status bits are changed. A display
 1458 module should not implement set_page_address in 3D Mode. If the display module implements this
 1459 command in 3D Mode, the manufacturer shall specify the operation in the product datasheet.



1460


1461

Figure 60 set_page_address Example1462 **Restrictions**

1463 SP[15:0] must always be equal to or less than EP[15:0]

1464 If SP[15:0] or EP[15:0] is greater than the available frame memory then the parameter is not updated.

1465 **Flow Chart**



1466

1467

Figure 61 set_page_address Flow Chart

1468 **6.33 set_partial_columns**
 1469 **Interface** All
 1470 **Command** 31h
 1471 **Parameters** See the following description.

1472 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 31h |

1473 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-------|-------|-------|-------|-------|-------|------|------|----------|
| H→D | PSC15 | PSC14 | PSC13 | PSC12 | PSC11 | PSC10 | PSC9 | PSC8 | XXh |

1474 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | PSC7 | PSC6 | PSC5 | PSC4 | PSC3 | PSC2 | PSC1 | PSC0 | XXh |

1475 **Parameter 3**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-------|-------|-------|-------|-------|-------|------|------|----------|
| H→D | PEC15 | PEC14 | PEC13 | PEC12 | PEC11 | PEC10 | PEC9 | PEC8 | XXh |


1476 **Parameter 4**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | PEC7 | PEC6 | PEC5 | PEC4 | PEC3 | PEC2 | PEC1 | PEC0 | XXh |

1477 **Description**

1478 This command defines the Partial Display mode’s display width. There are two parameters associated with
 1479 this command, the first defines the Start Column (PSC) and the second the End Column (PEC), as
 1480 illustrated in Figure 62 through Figure 65. PSC and PEC refer to the Frame Memory Column Pointer. A
 1481 display module should not implement set_partial_columns in 3D Mode. If the display module implements
 1482 this command in 3D Mode, the manufacturer shall specify the operation in the product datasheet.


1483 If End Column > Start Column



1484

1485

Figure 62 set_partial_columns with set_address_mode B2 = 0




1486

1487

Figure 63 set_partial_columns with set_address_mode B2=1

1488


If Start Column > End Column



1489

1490

Figure 64 set_partial_columns with set_address_mode B2 = 0



1491

1492

Figure 65 set_partial_columns with set_address_mode B2 = 1

1493


Restrictions

1494

PSC[15:0] and PEC[15:0] cannot be 0000h nor exceed the last horizontal column number.

1495 **Flow Chart**

1496 To enter Partial Display mode




1497

1498

Figure 66 Entering Partial Display Mode Flow Chart

1499 To exit Partial Display mode



1500

1501

Figure 67 Exiting Partial Display Mode Flow Chart

1502 **6.34 set_partial_rows**1503 **Interface** All1504 **Command** 30h1505 **Parameters** See the following description.1506 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30h |

1507 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|-----|-----|----------|
| H→D | SR15 | SR14 | SR13 | SR12 | SR11 | SR10 | SR9 | SR8 | XXh |

1508 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| H→D | SR7 | SR6 | SR5 | SR4 | SR3 | SR2 | SR1 | SR0 | XXh |

1509 **Parameter 3**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|-----|-----|----------|
| H→D | ER15 | ER14 | ER13 | ER12 | ER11 | ER10 | ER9 | ER8 | XXh |


1510 **Parameter 4**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| H→D | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 | XXh |

1511 **Description**

1512 This command defines the Partial Display mode's display height. There are two parameters associated with
 1513 this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in
 1514 Figure 68 through Figure 71. SR and ER refer to the Frame Memory Line Pointer. A display module should
 1515 not implement set_partial_rows in 3D Mode. If the display module implements this command in 3D Mode,
 1516 the manufacturer shall specify the operation in the product datasheet.


1517 If End Row > Start Row



1518

1519

Figure 68 set_partial_rows with set_address_mode B4 = 0




1520

1521

Figure 69 set_partial_rows with set_address_mode B4=1


1522 If Start Row > End Row



1523

1524

Figure 70 set_partial_rows with set_address_mode B4 = 0



1525

1526

Figure 71 set_partial_rows with set_address_mode B4 = 1

1527 **Restrictions**

1528 SR[15:0] and ER[15:0] cannot be 0000h nor exceed the last vertical line number.

1529 **Flow Chart**

1530 See Section 6.33.

1531 **6.35 set_pixel_format**
 1532 **Interface** All
 1533 **Command** 3Ah
 1534 **Parameters** See the following description.

1535 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 3Ah |

1536 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | X | D6 | D5 | D4 | X | D2 | D1 | D0 | XXh |

1537 **Description**

1538 This command sets the pixel format for the RGB image data used by the interface.

1539 D[6:4] – DPI Pixel Format Definition

1540 D[2:0] – DBI Pixel Format Definition

1541 D7 and D3 are not used.

1542 The pixel formats are shown in Table 6.


1543 If a particular interface, either DBI or DPI, is not used then the corresponding bits in the parameter are ignored.
 1544

1545 In 12, 16 and 18 bits/Pixel modes, the LUT is applied to transfer data into the frame memory.

1546 **Restrictions**

1547 There is no visible effect until the frame memory is written.

1548 **Flow Chart**



1549

1550

Figure 72 set_pixel_format Flow Chart

1551 **6.36 set_scroll_area**1552 **Interface** All1553 **Command** 33h1554 **Parameters** See the following description.1555 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 33h |

1556 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-------|-------|-------|-------|-------|-------|------|------|----------|
| H→D | TFA15 | TFA14 | TFA13 | TFA12 | TFA11 | TFA10 | TFA9 | TFA8 | XXh |

1557 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | TFA7 | TFA6 | TFA5 | TFA4 | TFA3 | TFA2 | TFA1 | TFA0 | XXh |

1558 **Parameter 3**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-------|-------|-------|-------|-------|-------|------|------|----------|
| H→D | VSA15 | VSA14 | VSA13 | VSA12 | VSA11 | VSA10 | VSA9 | VSA8 | XXh |

1559 **Parameter 4**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | VSA7 | VSA6 | VSA5 | VSA4 | VSA3 | VSA2 | VSA1 | VSA0 | XXh |

1560 **Parameter 5**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-------|-------|-------|-------|-------|-------|------|------|----------|
| H→D | BFA15 | BFA14 | BFA13 | BFA12 | BFA11 | BFA10 | BFA9 | BFA8 | XXh |

1561 **Parameter 6**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | BFA7 | BFA6 | BFA5 | BFA4 | BFA3 | BFA2 | BFA1 | BFA0 | XXh |

1562 **Description**

1563 This command defines the display module's Vertical Scrolling Area. A display module should not
 1564 implement set_scroll_area in 3D Mode. If the display module implements this command in 3D Mode, the
 1565 manufacturer shall specify the operation in the product datasheet.


1566 If set_address_mode B4 = 0:

1567 The 1st and 2nd parameter, TFA[15:0], describes the Top Fixed Area in number of lines from the top of the
 1568 frame memory. The top of the frame memory and top of the display device are aligned.

1569 The 3rd and 4th parameter, VSA[15:0], describes the height of the Vertical Scrolling Area in number of lines
 1570 of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area
 1571 starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling
 1572 Area ends immediately before the top most line of the Bottom Fixed Area.

1573 The 5th and 6th parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the bottom
 1574 of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

1575 TFA, VSA and BFA refer to the Frame Memory Line Pointer.



1576

1577

Figure 73 set_scroll_area set_address_mode B4 = 1 Example


1578 If set_address_mode B4 = 1:

1579 The 1st and 2nd parameter, TFA[15:0], describes the Top Fixed Area in number of lines from the bottom of
 1580 the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

1581 The 3rd and 4th parameter, VSA[15:0], describes the height of the Vertical Scrolling Area in number of lines
 1582 of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area
 1583 starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area
 1584 ends immediately before the bottom most line of the Bottom Fixed Area.

1585 The 5th and 6th parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the top of
 1586 the frame memory. The top of the frame memory and top of the display device are aligned.

1587 TFA, VSA and BFA refer to the Frame Memory Line Pointer.



1588

1589


Figure 74 set_scroll_area set_address_mode B4 = 1 Example

1590 Restrictions

1591 The sum of TFA, VSA and BFA must equal the number of the display device's horizontal lines (pages),
 1592 otherwise Scrolling mode is undefined.

1593 In Vertical Scroll Mode, set_address_mode B5 should be set to '0' – this only affects the Frame Memory
 1594 Write.

1595 **Flow Chart**



1596

1597

Figure 75 set_scroll_area Flow Chart

1598 **6.37 set_scroll_start**
 1599 **Interface** All
 1600 **Command** 37h
 1601 **Parameters** See the following description.

1602 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 37h |

1603 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-------|-------|-------|-------|-------|-------|------|------|----------|
| H→D | VSP15 | VSP14 | VSP13 | VSP12 | VSP11 | VSP10 | VSP9 | VSP8 | XXh |

1604 **Parameter 2**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|------|------|------|------|------|------|------|------|----------|
| H→D | VSP7 | VSP6 | VSP5 | VSP4 | VSP3 | VSP2 | VSP1 | VSP0 | XXh |

1605 **Description**

1606 This command sets the start of the vertical scrolling area in the frame memory. The vertical scrolling area is
 1607 fully defined when this command is used with the set_scroll_area command. A display module should not
 1608 implement set_scroll_start in 3D Mode. If the display module implements this command in 3D Mode, the
 1609 manufacturer shall specify the operation in the product datasheet.


1610 The set_scroll_start command has one parameter, the Vertical Scroll Pointer. The VSP defines the line in
 1611 the frame memory that is written to the display device as the first line of the vertical scroll area. See Section
 1612 6.36 for a description of the vertical scroll area.

1613 The displayed image also depends on the setting of the Line Address Order bit, B4, in the
 1614 set_address_mode register. See the following examples.

1615 If set_address_mode B4 = 0:

1616 Example:

1617 When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3.



1618


1619

Figure 76 set_scroll_start set_address_mode B4 = 0

1620 If set_address_mode B4 = 1:

1621 Example:

1622 When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3.



1623

1624

Figure 77 set_scroll_start set_address_mode B4 = 1

1625 **Restrictions**

1626 Since the value of the Vertical Scrolling Start Address is absolute with reference to the Frame Memory, it
 1627 must not enter the fixed areas, see Section 6.36, otherwise an undesirable image may be shown on the
 1628 Display Panel.

1629 The following conditions shall apply:

1630 If set_address_mode B4 = 0, $TFA[15:0] - 1 < VSP[15:0] < \# \text{ of lines in frame memory} - BFA[15:0]$

1631 If set_address_mode B4 = 1, $BFA[15:0] - 1 < VSP[15:0] < \# \text{ of lines in frame memory} - TFA[15:0]$

1632 **Flow Chart**

1633 See Section 6.36 description.

1634 **6.38 set_tear_off**

1635 **Interface** All
 1636 **Command** 34h
 1637 **Parameters** None

1638 **Command**


| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 34h |

1639 **Description**

1640 This command turns off the display module's Tearing Effect output signal on the TE signal line.

1641 **Restrictions**

1642 This command has no effect when the Tearing Effect output is already off.

1643 **Flow Chart**

1644

1645

Figure 78 set_tear_off Flow Chart

1646 **6.39 set_tear_on**1647 **Interface** All1648 **Command** 35h1649 **Parameters** See the following description.1650 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 35h |

1651 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | X | X | X | X | X | X | X | M | XXh |


1652 **Description**

1653 This command turns on the display module's Tearing Effect output signal on the TE signal line. The TE
 1654 signal is not affected by changing set_address_mode bit B4.

1655 set_tear_on has one parameter that describes the Tearing Effect Output Line mode.

1656 If M = 0 (Mode 0):

1657 The Tearing Effect Output line consists of V-Blanking information only.




1658

1659

Figure 79 set_tear_on M = 0

1660 If M = 1 (Mode 1):

1661 The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.



1662

1663

Figure 80 set_tear_on M = 1

1664 The Tearing Effect Output line shall be active low when the display module is in Sleep mode.

1665 See [MIPI02] for definitions of t_{vdl} , t_{vhd} , t_{hdl} and t_{hdh} .

1666 In 3D Mode, if 3DVSYN in set_3D_control is set to '1', a vertical sync pulse occurs between left and
 1667 right images. If 3DVSYN is set to '0', a vertical sync pulse does not occur between left and right images.
 1668 3DVSYN shall also affect how TE pulse or TEE trigger events are issued between the left and right
 1669 image data as they are scanned to the display panel.

1670 The functionality is described by the following example:

1671 3DVSYNC = '0' implies a TE sync pulse, or TEE trigger, is issued only after both left
 1672 and right image data have been scanned to the display panel, regardless of the order data
 1673 was sent to the display module.


1674 3DVSYNC = '1' implies a TE sync pulse, or TEE trigger, is issued only after both left
 1675 data scan has been finished and after right eye data has been scanned to the display panel.

1676 See Section 5.5 in [MIPI05] for additional information.

1677 **Restrictions**

1678 This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE)
 1679 output is already ON, the TE output shall continue to operate as programmed by the previous set_tear_on,
 1680 or set_tear_scanline, command until the end of the frame.

1681 **Flow Chart**



1682

1683

Figure 81 set_tear_on Flow Chart

1684 **6.40 set_tear_scanline**1685 **Interface** All1686 **Command** 44h1687 **Parameters** See the following description.1688 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 44h |

1689 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|-----|-----|-----|-----|-----|-----|----|----|----------|
| H→D | N15 | N14 | N13 | N12 | N11 | N10 | N9 | N8 | XXh |

1690 **Parameter 2**


| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | XXh |

1691 **Description**

1692 This command turns on the display module's Tearing Effect output signal on the TE signal line when the
 1693 display module reaches line N. The TE signal is not affected by changing set_address_mode bit B4.

1694 The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.

1695 After issuing a set_tear_scanline command to the display module, the Tearing Effect output signal, e.g. as
 1696 in DBI-2 systems, shall be a delayed version of V-Blanking information as illustrated by Figure 82.



1697

1698

Figure 82 set_tear_scanline

1699 Note that set_tear_scanline with $N = 0$ is equivalent to set_tear_on with $M = 0$.

1700 The Tearing Effect Output line shall be active low when the display module is in Sleep mode.

1701 See [MIPI02] for definitions of t_{vdl} and t_{vhd} and [MIPI03] for definition of display module line numbers.

1702 In 2D mode, the scanline value of the display memory and the display panel is the same.


1703 In 3D Mode, the scanline value of the display memory and the display panel can be different;
 1704 set_tear_scanline shall set the scanline of the display panel.

1705 In 3D Temporal Mode, the image input format uses top to bottom ordering. The line number shall be reset
 1706 upon scanning of each frame. Thus, the host only writes the actual scan line.

1707 **Restrictions**

1708 This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE)
 1709 output is already ON, the TE output shall continue to operate as programmed by the previous set_tear_on,
 1710 or set_tear_scanline, command until the end of the frame.

1711 **Flow Chart**



1712

1713

Figure 83 set_tear_scanline Flow Chart

1714 **6.41 set_vsync_timing**1715 **Interface** All1716 **Command** 40h1717 **Parameters** See the following description.1718 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40h |

1719 **Parameter**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | RESET | DIR | LINES[4] | LINES[3] | LINES[2] | LINES[1] | LINES[0] | FRAME | XXh |

1720 **Description**

1721 VSYNC is delayed or advanced by the number of scanlines in LINES, up to a maximum of thirty-two lines.

1722 RESET – Restart display update

1723 This bit restarts the display update. If this bit is set to ‘1’, the display module shall ignore all other bits in
1724 the parameter.

1725 ‘0’ = No operation

1726 ‘1’ = Restart display update

1727 DIR – Line Direction

1728 This bit determines whether VSYNC is delayed, or advanced, by the number of lines in LINES.

1729 ‘0’ = Later (Down)

1730 ‘1’ = Earlier (Up)

1731 LINES[4:0] – Number of Lines in Adjustment

1732 This field determines the number of lines to delay or advance VSYNC.

1733 FRAME – Adjustment Frame

1734 This bit determines on which frame the VSYNC adjustment is applied..

1735 ‘0’ = Next Frame

1736 ‘1’ = Frame After Next Frame

1737 If DIR is set to ‘1’ and LINES is less than, or equal to, the number of scanlines in the VFP, a display
1738 module shall advance the start of the VSYNC by LINES scanlines. If LINES is greater than the number of
1739 scanlines in the VFP, the display module shall advance the start of VSYNC by the number of scanlines in
1740 the VFP (effectively making the VFP = 0).

1741 If DIR is set to ‘0’ and LINES is less than, or equal to, the number of scanlines in the VBP, a display
1742 module shall delay the start of the VSYNC by LINES scanlines. If LINES is greater than the number of

1743 scanlines in the VBP, the display module shall delay the VSYNC timing by the number of scanlines in the
 1744 VBP (effectively making the VBP = 0).

1745 If FRAME is set to '0', the VSYNC adjustment shall be applied to the next VSYNC.


1746 If FRAME is set to '1', the VSYNC adjustment shall be applied to the VSYNC following the next
 1747 VSYNC.

1748 If RESET is '1', a display module shall restart its display panel update from pixel 1 of line 1. The display
 1749 module shall also ignore all other bits in the parameter, i.e. the display module only resets the display
 1750 update, it does not apply a new VSYNC adjustment when it is reset.

1751 **Restrictions**

1752 None

1753 **Flow Chart**



1754

1755

Figure 84 set_vsyc_timing Flow Chart

1756 **6.42 soft_reset**
 1757 **Interface** All
 1758 **Command** 01h
 1759 **Parameters** None

1760 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01h |

1761 **Description**

1762 The display module performs a software reset. Registers are written with their SW Reset default values.
 1763 See Section 5.7 for a list of the reset values.

1764 Frame Memory contents are unaffected by this command.


1765 **Restrictions**

1766 The host processor must wait five milliseconds before sending any new commands to a display module
 1767 following this command. The display module updates the registers during this time.

1768 If a soft_reset is sent when the display module is in Sleep Mode, the host processor must wait 120
 1769 milliseconds before sending an exit_sleep_mode command.

1770 soft_reset should not be sent when the display module is not in Sleep mode.

1771 **Flow Chart**



1772

1773

Figure 85 soft_reset Flow Chart

1774 **6.43 write_LUT**1775 **Interface** All1776 **Command** 2Dh1777 **Parameters** See the following description.1778 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 2Dh |

1779 **Parameter 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | XXh |

1780 .

1781 .

1782 .

1783 **Parameter N**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | XXh |

1784 **Parameter N + 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 | XXh |

1785 .

1786 .

1787 .

1788 **Parameter N + M**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 | XXh |

1789 **Parameter N + M + 1**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | XXh |

1790 .

1791 .

1792 .

1793 **Parameter 2*N + M**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|-----------|----|----|----|----|----|----|----|----|----------|
| H→D | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | XXh |

1794 **Description**

1795 This command sets the LUT for pixel color depth conversions. Six conversions are supported as indicated
 1796 in Table 9.

1797

Table 9 LUT Color Depth Conversions

| Convert from Color Depth | Convert to Color Depth | | |
|--------------------------|------------------------|-----|-----|
| | 24 | 18 | 16 |
| 18 | Yes | N/A | N/A |
| 16 | Yes | Yes | N/A |
| 12 | Yes | Yes | Yes |

1798 The LUT size depends on the pixel format of the display module. In the following list, N is the number of
 1799 red or blue components and M is the number of green components in the LUT.

1800 16-bit color display modules: $N = M = 16$; Total LUT Size = $2*N + M = 48$ bytes.

1801 18-bit color display modules: $N = 32, M = 64$; Total LUT Size = $2*N + M = 128$ bytes.

1802 24-bit color display modules: $N = M = 64$; Total LUT Size = $2*N + M = 192$ bytes.


1803 Regardless of host processor color depth, the defined size of the LUT shall be written according to the
 1804 number of colors supported by the display module. See Annex A.

1805 This command has no effect on other commands or the contents of frame memory. Visible changes take
 1806 effect the next time the frame memory is written.

1807 **Restrictions**

1808 None

1809 **Flow Chart**



1810

1811

Figure 86 write_LUT Flow Chart

1812 **6.44 write_memory_continue**1813 **Interface** All1814 **Command** 3Ch1815 **Parameters** See the following description.1816 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 3Ch |

1817 **Pixel Data 1**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| H→D | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1818

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1819

1820

1821

.

.

.1822 **Pixel Data N**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| H→D | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1823

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1824 **Description**

1825 This command transfers image data from the host processor to the display module's frame memory
 1826 continuing from the pixel location following the previous write_memory_continue or write_memory_start
 1827 command.

1828 If set_address_mode B5 = 0:

1829 Data is written continuing from the pixel location after the write range of the previous write_memory_start
 1830 or write_memory_continue. The column register is then incremented and pixels are written to the frame
 1831 memory until the column register equals the End Column (EC) value. The column register is then reset to
 1832 SC and the page register is incremented. Pixels are written to the frame memory until the page register
 1833 equals the End Page (EP) value and the column register equals the EC value, or the host processor sends
 1834 another command. If the number of pixels exceeds $(EC - SC + 1) * (EP - SP + 1)$ the extra pixels are
 1835 ignored.

1836 If set_address_mode B5 = 1:

1837 Data is written continuing from the pixel location after the write range of the previous write_memory_start
 1838 or write_memory_continue. The page register is then incremented and pixels are written to the frame
 1839 memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the
 1840 column register is incremented. Pixels are written to the frame memory until the column register equals the
 1841 End column (EC) value and the page register equals the EP value, or the host processor sends another
 1842 command. If the number of pixels exceeds $(EC - SC + 1) * (EP - SP + 1)$ the extra pixels are ignored.

1843 In a DSI system, if Compression Mode bit CMODE = 1 [MIPI03] (Section 6.12):

1844 The Display shall treat all received pixel data as compressed image data. (See section 5.8)

1845 See Section 6.28 for descriptions of the Start Column and End Column values.

1846 See Section 6.32 for descriptions of the Start Page and End Page values.

1847 See Section 8 in [MIPI01] and Section 10 in [MIPI02] for color encoding for 8 or 9 data bit image data.

1848 **Note:**

1849 *The command description shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities*
 1850 *not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel data*
 1851 *transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.*

1852 The relationship between some common colors and the corresponding image data are shown in Table 10.

1853

Table 10 Common Color Encoding


| Color | Red Component | Green Component | Blue Component |
|---------|---------------|-----------------|----------------|
| Black | All bits = 0 | All bits = 0 | All bits = 0 |
| Red | All bits = 1 | All bits = 0 | All bits = 0 |
| Green | All bits = 0 | All bits = 1 | All bits = 0 |
| Blue | All bits = 0 | All bits = 0 | All bits = 1 |
| Cyan | All bits = 0 | All bits = 1 | All bits = 1 |
| Yellow | All bits = 1 | All bits = 1 | All bits = 0 |
| Magenta | All bits = 1 | All bits = 0 | All bits = 1 |
| White | All bits = 1 | All bits = 1 | All bits = 1 |

1854 In 3D Mode, the transmission format is defined by the set_3D_control command. The data is written into
 1855 memory in the order it is received.

1856 **Restrictions**

1857 A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to
 1858 define the write address. Otherwise, data written with write_memory_continue is written to undefined
 1859 addresses.

1860 **Flow Chart**



1861

1862

Figure 87 write_memory_continue Flow Chart

1863 **6.45 write_memory_start**1864 **Interface** All1865 **Command** 2Ch1866 **Parameters** See the following description.1867 **Command**

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 2Ch |

1868 **Pixel Data 1**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| H→D | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1869

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1870

1871

1872

.

.

.1873 **Pixel Data N**

| Direction | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | Hex Code |
|------------------|------------|------------|------------|------------|------------|------------|-----------|-----------|-----------------|
| H→D | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | XXh |

1874

| Direction | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex Code |
|------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------------|
| H→D | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | XXh |

1875 **Description**

1876 This command transfers image data from the host processor to the display module's frame memory starting
 1877 at the pixel location specified by preceding set_column_address and set_page_address commands (see
 1878 Section 6.28 and Section 6.32).

1879 If set_address_mode B5 = 0:

1880 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1881 Pixel Data 1 is stored in frame memory at (SC, SP). The column register is then incremented and pixels are
 1882 written to the frame memory until the column register equals the End Column (EC) value. The column
 1883 register is then reset to SC and the page register is incremented. Pixels are written to the frame memory
 1884 until the page register equals the End Page (EP) value and the column register equals the EC value, or the
 1885 host processor sends another command. If the number of pixels exceeds $(EC - SC + 1) * (EP - SP + 1)$ the
 1886 extra pixels are ignored.

1887 If set_address_mode B5 = 1:

1888 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1889 Pixel Data 1 is stored in frame memory at (SC, SP). The page register is then incremented and pixels are
 1890 written to the frame memory until the page register equals the End Page (EP) value. The page register is
 1891 then reset to SP and the column register is incremented. Pixels are written to the frame memory until the
 1892 column register equals the End column (EC) value and the page register equals the EP value, or the host

1893 processor sends another command. If the number of pixels exceeds $(EC - SC + 1) * (EP - SP + 1)$ the extra
1894 pixels are ignored.

1895 In a DSI system, if Compression Mode bit CMODE = 1 [MIPI03] (Section 6.12):

1896 The Display shall treat all received pixel data as compressed image data. (See section 5.8)

1897 See Section 6.28 for descriptions of the Start Column and End Column values.

1898 See Section 6.32 for descriptions of the Start Page and End Page values.

1899 See Section 8 in [MIPI01] and Section 10 in [MIPI02] for color encoding for 8 or 9 data bit image data.

1900 **Note:**

1901 *The command description shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities*
1902 *not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel data*
1903 *transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.*

1904 The relationship between some common colors and the corresponding image data are shown in Table 11.

1905

Table 11 Common Color Encoding


| Color | Red Component | Green Component | Blue Component |
|---------|---------------|-----------------|----------------|
| Black | All bits = 0 | All bits = 0 | All bits = 0 |
| Red | All bits = 1 | All bits = 0 | All bits = 0 |
| Green | All bits = 0 | All bits = 1 | All bits = 0 |
| Blue | All bits = 0 | All bits = 0 | All bits = 1 |
| Cyan | All bits = 0 | All bits = 1 | All bits = 1 |
| Yellow | All bits = 1 | All bits = 1 | All bits = 0 |
| Magenta | All bits = 1 | All bits = 0 | All bits = 1 |
| White | All bits = 1 | All bits = 1 | All bits = 1 |

1906 In 3D Mode, the transmission format is defined by the set_3D_control command. The data is written into
1907 memory in the order it is received.

1908 **Restrictions**

1909 A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to
1910 define the write location. Otherwise, data written with write_memory_start and any following
1911 write_memory_continue commands is written to undefined locations.

1912 **Flow Chart**



1913

1914

Figure 88 write_memory_start Flow Chart

1915 **Annex A Pixel-to-Byte Mapping**


1916 Many of the commands in this specification utilize display panel properties and therefore refer to pixels and
 1917 scan lines. However, numerous components of a display system are inherently byte oriented. Therefore, a
 1918 consistent method should be used to convert pixel formats to bytes to ensure interoperability among all
 1919 components. This Section defines the pixel-to-byte mapping used by this specification.

1920 **Note:**

1921 *The set_address_mode command (Section 6.26) affects the bit ordering within a pixel, red and blue*
 1922 *components may be swapped, and the order pixels are transferred across the interface. The*
 1923 *figures in this section are shown with set_address_mode B4=B5=B6=B7=0.*

1924 **A.1 Three Bits per Pixel Format**

1925 Three bits per pixel formats do not map directly to byte boundaries and therefore require special handling.
 1926 In this pixel format, each byte holds two pixels. Two bits in each byte convey no color information. The
 1927 organization of bits is shown in Figure 89.




1928

1929

Figure 89 Three Bits per Pixel Format to Byte Mapping

1930 **A.2 Eight Bits per Pixel Format**

1931 Eight bits per pixel formats map directly to byte boundaries and therefore require no special handling.
 1932 Figure 90 shows the mapping of pixels to bytes.




1933
 1934

Figure 90 Eight Bits per Pixel Format to Byte Mapping

1935 **A.3 Twelve Bits per Pixel Format**

1936 Twelve bits per pixel formats do not map directly to byte boundaries and therefore require special handling.
 1937 In this pixel format, three bytes hold two pixels. Figure 91 shows the mapping of pixels to bytes.




1938
 1939

Figure 91 Twelve Bits per Pixel Format to Byte Mapping

1940 **A.4 Sixteen Bits per Pixel Format**

1941 Sixteen bits per pixel formats do not map directly to byte boundaries and therefore require special handling.
 1942 However, this format is simpler than twelve bit formats since one pixel occupies two bytes. Figure 92
 1943 shows the mapping of pixels to bytes.




1944

1945

Figure 92 Sixteen Bits per Pixel Format to Byte Mapping

1946 **A.5 Eighteen Bits per Pixel Format**

1947 Eighteen bits per pixel formats do not map directly to byte boundaries and therefore require special
 1948 handling. In this pixel format, each pixel occupies three bytes (24-bits), one for each color component. Two
 1949 bits in each byte convey no color information. Figure 93 shows the mapping of pixels to bytes.




1950

1951

Figure 93 Eighteen Bits per Pixel Format to Byte Mapping

1952 **A.6 Twenty-four Bits per Pixel Format**

1953 Twenty-four bits per pixel formats do not map directly to byte boundaries and therefore require special
 1954 handling. This format is similar to the eighteen bits per pixel format since one pixel occupies three bytes.
 1955 However, all bits in this format convey color information. Figure 94 shows the mapping of pixels to bytes.



1956

1957

Figure 94 Twenty-four Bits per Pixel Format to Byte Mapping

1958 **Annex B Color Depth Conversion Look-up Tables (informative)**1959 **B.1 Color Depth Conversion LUT – 12-bit Color to 16-bit Color**1960 **Table 12 12-bit to 16-bit LUT Red Component Values**

| R input (4-bit) 12-bits/pixel 4,096 colors | R output (5-bit) 16-bits/pixel 65,536 colors | write_LUT Parameter |
|---|--|----------------------------|
| 0000 | R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀ | 1 |
| 0001 | R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀ | 2 |
| 0010 | R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀ | 3 |
| 0011 | R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀ | 4 |
| 0100 | R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀ | 5 |
| 0101 | R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀ | 6 |
| 0110 | R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀ | 7 |
| 0111 | R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀ | 8 |
| 1000 | R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀ | 9 |
| 1001 | R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀ | 10 |
| 1010 | R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀ | 11 |
| 1011 | R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀ | 12 |
| 1100 | R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀ | 13 |
| 1101 | R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀ | 14 |
| 1110 | R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀ | 15 |
| 1111 | R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀ | 16 |

1961

1962

Table 13 12-bit to 16-bit LUT Green Component Values

| G input (4bit) 12 bit/pixel -mode 4,096 colors | G output (6bit) 16 bit/pixel -mode 65,536 colors | write_LUT Parameter |
|---|---|----------------------------|
| 0000 | G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀ | 17 |
| 0001 | G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀ | 18 |
| 0010 | G ₀₂₅ G ₀₂₄ G ₀₂₃ G ₀₂₂ G ₀₂₁ G ₀₂₀ | 19 |
| 0011 | G ₀₃₅ G ₀₃₄ G ₀₃₃ G ₀₃₂ G ₀₃₁ G ₀₃₀ | 20 |
| 0100 | G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀ | 21 |
| 0101 | G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀ | 22 |
| 0110 | G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀ | 23 |
| 0111 | G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀ | 24 |
| 1000 | G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀ | 25 |
| 1001 | G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀ | 26 |
| 1010 | G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀ | 27 |
| 1011 | G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀ | 28 |
| 1100 | G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀ | 29 |
| 1101 | G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀ | 30 |
| 1110 | G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀ | 31 |
| 1111 | G ₁₅₅ G ₁₅₄ G ₁₅₃ G ₁₅₂ G ₁₅₁ G ₁₅₀ | 32 |

1963

1964

Table 14 12-bit to 16-bit LUT Blue Component Values

| B input (4bit) 12 bit/pixel -mode 4,096 colors | B output (5bit) 16 bit/pixel -mode 65,536 colors | write_LUT Parameter |
|---|--|----------------------------|
| 0000 | B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀ | 33 |
| 0001 | B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀ | 34 |
| 0010 | B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀ | 35 |
| 0011 | B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀ | 36 |
| 0100 | B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀ | 37 |
| 0101 | B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀ | 38 |
| 0110 | B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀ | 39 |
| 0111 | B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀ | 40 |
| 1000 | B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀ | 41 |
| 1001 | B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀ | 42 |
| 1010 | B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀ | 43 |
| 1011 | B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀ | 44 |
| 1100 | B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀ | 45 |
| 1101 | B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀ | 46 |
| 1110 | B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀ | 47 |
| 1111 | B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀ | 48 |

1965

1966
1967**B.2 Color Depth Conversion LUT – 12-bit and 16-bit Colors to 18-bit Color****Table 15 12-bit, 16-bit to 18-bit LUT Red Component Values**

| R input (4bit) 12 bit/pixel -mode 4,096 colors | R input (5 bit) 16 bit/pixel -mode 65,536 colors | R output (6bit) 18 bit/pixel -mode 262,144 colors | write_LUT Parameter |
|---|---|---|--------------------------------|
| 0000 | 00000 | R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀ | 1 |
| 0001 | 00001 | R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀ | 2 |
| 0010 | 00010 | R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀ | 3 |
| 0011 | 00011 | R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀ | 4 |
| 0100 | 00100 | R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀ | 5 |
| 0101 | 00101 | R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀ | 6 |
| 0110 | 00110 | R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀ | 7 |
| 0111 | 00111 | R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀ | 8 |
| 1000 | 01000 | R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀ | 9 |
| 1001 | 01001 | R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀ | 10 |
| 1010 | 01010 | R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀ | 11 |
| 1011 | 01011 | R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀ | 12 |
| 1100 | 01100 | R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀ | 13 |
| 1101 | 01101 | R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀ | 14 |
| 1110 | 01110 | R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀ | 15 |
| 1111 | 01111 | R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀ | 16 |
| No Input | 10000 | R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀ | 17 |
| No Input | 10001 | R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀ | 18 |
| No Input | 10010 | R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀ | 19 |
| No Input | 10011 | R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀ | 20 |
| No Input | 10100 | R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀ | 21 |
| No Input | 10101 | R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀ | 22 |
| No Input | 10110 | R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀ | 23 |
| No Input | 10111 | R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀ | 24 |
| No Input | 11000 | R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀ | 25 |
| No Input | 11001 | R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀ | 26 |
| No Input | 11010 | R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀ | 27 |
| No Input | 11011 | R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀ | 28 |
| No Input | 11100 | R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀ | 29 |
| No Input | 11101 | R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀ | 30 |
| No Input | 11110 | R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀ | 31 |
| No Input | 11111 | R ₃₁₅ R ₃₁₄ R ₃₁₃ R ₃₁₂ R ₃₁₁ R ₃₁₀ | 32 |

1968

1969

Table 16 12-bit, 16-bit to 18-bit LUT Green Component Values

| G input (4bit) 12 bit/pixel -mode 4,096 colors | G input (6 bit) 16 bit/pixel -mode 65,536 colors | G output (6bit) 18 bit/pixel -mode 262,144 colors | write_LUT Parameter |
|---|---|---|--------------------------------|
| 0000 | 000000 | G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀ | 33 |
| 0001 | 000001 | G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀ | 34 |
| 0010 | 000010 | G ₀₂₅ G ₀₂₄ G ₀₂₃ G ₀₂₂ G ₀₂₁ G ₀₂₀ | 35 |
| 0011 | 000011 | G ₀₃₅ G ₀₃₄ G ₀₃₃ G ₀₃₂ G ₀₃₁ G ₀₃₀ | 36 |
| 0100 | 000100 | G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀ | 37 |
| 0101 | 000101 | G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀ | 38 |
| 0110 | 000110 | G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀ | 39 |
| 0111 | 000111 | G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀ | 40 |
| 1000 | 001000 | G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀ | 41 |
| 1001 | 001001 | G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀ | 42 |
| 1010 | 001010 | G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀ | 43 |
| 1011 | 001011 | G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀ | 44 |
| 1100 | 001100 | G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀ | 45 |
| 1101 | 001101 | G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀ | 46 |
| 1110 | 001110 | G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀ | 47 |
| 1111 | 001111 | G ₁₅₅ G ₁₅₄ G ₁₅₃ G ₁₅₂ G ₁₅₁ G ₁₅₀ | 48 |
| No Input | 010000 | G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀ | 49 |
| No Input | 010001 | G ₁₇₅ G ₁₇₄ G ₁₇₃ G ₁₇₂ G ₁₇₁ G ₁₇₀ | 50 |
| No Input | 010010 | G ₁₈₅ G ₁₈₄ G ₁₈₃ G ₁₈₂ G ₁₈₁ G ₁₈₀ | 51 |
| No Input | 010011 | G ₁₉₅ G ₁₉₄ G ₁₉₃ G ₁₉₂ G ₁₉₁ G ₁₉₀ | 52 |
| No Input | 010100 | G ₂₀₅ G ₂₀₄ G ₂₀₃ G ₂₀₂ G ₂₀₁ G ₂₀₀ | 53 |
| No Input | 010101 | G ₂₁₅ G ₂₁₄ G ₂₁₃ G ₂₁₂ G ₂₁₁ G ₂₁₀ | 54 |
| No Input | 010110 | G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀ | 55 |
| No Input | 010111 | G ₂₃₅ G ₂₃₄ G ₂₃₃ G ₂₃₂ G ₂₃₁ G ₂₃₀ | 56 |
| No Input | 011000 | G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀ | 57 |
| No Input | 011001 | G ₂₅₅ G ₂₅₄ G ₂₅₃ G ₂₅₂ G ₂₅₁ G ₂₅₀ | 58 |
| No Input | 011010 | G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀ | 59 |
| No Input | 011011 | G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀ | 60 |
| No Input | 011100 | G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀ | 61 |
| No Input | 011101 | G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀ | 62 |
| No Input | 011110 | G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀ | 63 |
| No Input | 011111 | G ₃₁₅ G ₃₁₄ G ₃₁₃ G ₃₁₂ G ₃₁₁ G ₃₁₀ | 64 |
| No Input | 100000 | G ₃₂₅ G ₃₂₄ G ₃₂₃ G ₃₂₂ G ₃₂₁ G ₃₂₀ | 65 |
| No Input | 100001 | G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀ | 66 |

| G input (4bit) 12 bit/pixel -mode 4,096 colors | G input (6 bit) 16 bit/pixel -mode 65,536 colors | G output (6bit) 18 bit/pixel -mode 262,144 colors | write_LUT Parameter |
|---|---|---|--------------------------------|
| No Input | 100010 | G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀ | 67 |
| No Input | 100011 | G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀ | 68 |
| No Input | 100100 | G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀ | 69 |
| No Input | 100101 | G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀ | 70 |
| No Input | 100110 | G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀ | 71 |
| No Input | 100111 | G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀ | 72 |
| No Input | 101000 | G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀ | 73 |
| No Input | 101001 | G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀ | 74 |
| No Input | 101010 | G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀ | 75 |
| No Input | 101011 | G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀ | 76 |
| No Input | 101100 | G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀ | 77 |
| No Input | 101101 | G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀ | 78 |
| No Input | 101110 | G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀ | 79 |
| No Input | 101111 | G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀ | 80 |
| No Input | 110000 | G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀ | 81 |
| No Input | 110001 | G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀ | 82 |
| No Input | 110010 | G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀ | 83 |
| No Input | 110011 | G ₅₁₅ G ₅₁₄ G ₅₁₃ G ₅₁₂ G ₅₁₁ G ₅₁₀ | 84 |
| No Input | 110100 | G ₅₂₅ G ₅₂₄ G ₅₂₃ G ₅₂₂ G ₅₂₁ G ₅₂₀ | 85 |
| No Input | 110101 | G ₅₃₅ G ₅₃₄ G ₅₃₃ G ₅₃₂ G ₅₃₁ G ₅₃₀ | 86 |
| No Input | 110110 | G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀ | 87 |
| No Input | 110111 | G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀ | 88 |
| No Input | 111000 | G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀ | 89 |
| No Input | 111001 | G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀ | 90 |
| No Input | 111010 | G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀ | 91 |
| No Input | 111011 | G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀ | 92 |
| No Input | 111100 | G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀ | 93 |
| No Input | 111101 | G ₆₁₅ G ₆₁₄ G ₆₁₃ G ₆₁₂ G ₆₁₁ G ₆₁₀ | 94 |
| No Input | 111110 | G ₆₂₅ G ₆₂₄ G ₆₂₃ G ₆₂₂ G ₆₂₁ G ₆₂₀ | 95 |
| No Input | 111111 | G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀ | 96 |

1970

1971

Table 17 12-bit, 16-bit to 18-bit LUT Blue Component Values

| B input (4bit) 12 bit/pixel -mode 4,096 colors | B input (5 bit) 16 bit/pixel -mode 65,536 colors | B output (6bit) 18 bit/pixel -mode 262,144 colors | write_LUT Parameter |
|---|---|---|--------------------------------|
| 0000 | 00000 | B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀ | 97 |
| 0001 | 00001 | B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀ | 98 |
| 0010 | 00010 | B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀ | 99 |
| 0011 | 00011 | B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀ | 100 |
| 0100 | 00100 | B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀ | 101 |
| 0101 | 00101 | B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀ | 102 |
| 0110 | 00110 | B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀ | 103 |
| 0111 | 00111 | B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀ | 104 |
| 1000 | 01000 | B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀ | 105 |
| 1001 | 01001 | B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀ | 106 |
| 1010 | 01010 | B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀ | 107 |
| 1011 | 01011 | B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀ | 108 |
| 1100 | 01100 | B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀ | 109 |
| 1101 | 01101 | B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀ | 110 |
| 1110 | 01110 | B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀ | 111 |
| 1111 | 01111 | B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀ | 112 |
| No Input | 10000 | B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀ | 113 |
| No Input | 10001 | B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀ | 114 |
| No Input | 10010 | B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀ | 115 |
| No Input | 10011 | B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀ | 116 |
| No Input | 10100 | B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀ | 117 |
| No Input | 10101 | B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀ | 118 |
| No Input | 10110 | B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀ | 119 |
| No Input | 10111 | B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀ | 120 |
| No Input | 11000 | B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀ | 121 |
| No Input | 11001 | B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀ | 122 |
| No Input | 11010 | B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀ | 123 |
| No Input | 11011 | B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀ | 124 |
| No Input | 11100 | B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀ | 125 |
| No Input | 11101 | B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀ | 126 |
| No Input | 11110 | B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀ | 127 |
| No Input | 11111 | B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀ | 128 |

1972

1973
1974
1975

B.3 Color Depth Conversion LUT – 12-bit, 16-bit and 18-bit Colors to 24-bit Color

Table 18 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Red Component Values

| R input (4bit) 12 bit/pixel - mode 4,096 colors | R input (5 bit) 16 bit/pixel - mode 65,536 colors | R input (6 bit) 18 bit/pixel - mode 262,144 colors | R output (8bit) 24 bit/pixel -mode 16,777,216 colors | write_LUT Parameter |
|--|--|---|---|------------------------|
| 0000 | 00000 | 000000 | R ₀₀₇ R ₀₀₆ R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀ | 1 |
| 0001 | 00001 | 000001 | R ₀₁₇ R ₀₁₆ R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀ | 2 |
| 0010 | 00010 | 000010 | R ₀₂₇ R ₀₂₆ R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀ | 3 |
| 0011 | 00011 | 000011 | R ₀₃₇ R ₀₃₆ R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀ | 4 |
| 0100 | 00100 | 000100 | R ₀₄₇ R ₀₄₆ R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀ | 5 |
| 0101 | 00101 | 000101 | R ₀₅₇ R ₀₅₆ R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀ | 6 |
| 0110 | 00110 | 000110 | R ₀₆₇ R ₀₆₆ R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀ | 7 |
| 0111 | 00111 | 000111 | R ₀₇₇ R ₀₇₆ R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀ | 8 |
| 1000 | 01000 | 001000 | R ₀₈₇ R ₀₈₆ R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀ | 9 |
| 1001 | 01001 | 001001 | R ₀₉₇ R ₀₉₆ R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀ | 10 |
| 1010 | 01010 | 001010 | R ₁₀₇ R ₁₀₆ R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀ | 11 |
| 1011 | 01011 | 001011 | R ₁₁₇ R ₁₁₆ R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀ | 12 |
| 1100 | 01100 | 001100 | R ₁₂₇ R ₁₂₆ R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀ | 13 |
| 1101 | 01101 | 001101 | R ₁₃₇ R ₁₃₆ R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀ | 14 |
| 1110 | 01110 | 001110 | R ₁₄₇ R ₁₄₆ R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀ | 15 |
| 1111 | 01111 | 001111 | R ₁₅₇ R ₁₅₆ R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀ | 16 |
| No Input | 10000 | 010000 | R ₁₆₇ R ₁₆₆ R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀ | 17 |
| No Input | 10001 | 010001 | R ₁₇₇ R ₁₇₆ R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀ | 18 |
| No Input | 10010 | 010010 | R ₁₈₇ R ₁₈₆ R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀ | 19 |
| No Input | 10011 | 010011 | R ₁₉₇ R ₁₉₆ R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀ | 20 |
| No Input | 10100 | 010100 | R ₂₀₇ R ₂₀₆ R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀ | 21 |
| No Input | 10101 | 010101 | R ₂₁₇ R ₂₁₆ R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀ | 22 |
| No Input | 10110 | 010110 | R ₂₂₇ R ₂₂₆ R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀ | 23 |
| No Input | 10111 | 010111 | R ₂₃₇ R ₂₃₆ R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀ | 24 |
| No Input | 11000 | 011000 | R ₂₄₇ R ₂₄₆ R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀ | 25 |
| No Input | 11001 | 011001 | R ₂₅₇ R ₂₅₆ R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀ | 26 |
| No Input | 11010 | 011010 | R ₂₆₇ R ₂₆₆ R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀ | 27 |
| No Input | 11011 | 011011 | R ₂₇₇ R ₂₇₆ R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀ | 28 |
| No Input | 11100 | 011100 | R ₂₈₇ R ₂₈₆ R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀ | 29 |
| No Input | 11101 | 011101 | R ₂₉₇ R ₂₉₆ R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀ | 30 |
| No Input | 11110 | 011110 | R ₃₀₇ R ₃₀₆ R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀ | 31 |

| R input (4bit) 12 bit/pixel - mode 4,096 colors | R input (5 bit) 16 bit/pixel - mode 65,536 colors | R input (6 bit) 18 bit/pixel - mode 262,144 colors | R output (8bit) 24 bit/pixel -mode 16,777,216 colors | write_LUT Parameter |
|--|--|---|---|--------------------------------|
| No Input | 11111 | 011111 | R ₃₁₇ R ₃₁₆ R ₃₁₅ R ₃₁₄ R ₃₁₃ R ₃₁₂ R ₃₁₁ R ₃₁₀ | 32 |
| No Input | No Input | 100000 | R ₃₂₇ R ₃₂₆ R ₃₂₅ R ₃₂₄ R ₃₂₃ R ₃₂₂ R ₃₂₁ R ₃₂₀ | 33 |
| No Input | No Input | 100001 | R ₃₃₇ R ₃₃₆ R ₃₃₅ R ₃₃₄ R ₃₃₃ R ₃₃₂ R ₃₃₁ R ₃₃₀ | 34 |
| No Input | No Input | 100010 | R ₃₄₇ R ₃₄₆ R ₃₄₅ R ₃₄₄ R ₃₄₃ R ₃₄₂ R ₃₄₁ R ₃₄₀ | 35 |
| No Input | No Input | 100011 | R ₃₅₇ R ₃₅₆ R ₃₅₅ R ₃₅₄ R ₃₅₃ R ₃₅₂ R ₃₅₁ R ₃₅₀ | 36 |
| No Input | No Input | 100100 | R ₃₆₇ R ₃₆₆ R ₃₆₅ R ₃₆₄ R ₃₆₃ R ₃₆₂ R ₃₆₁ R ₃₆₀ | 37 |
| No Input | No Input | 100101 | R ₃₇₇ R ₃₇₆ R ₃₇₅ R ₃₇₄ R ₃₇₃ R ₃₇₂ R ₃₇₁ R ₃₇₀ | 38 |
| No Input | No Input | 100110 | R ₃₈₇ R ₃₈₆ R ₃₈₅ R ₃₈₄ R ₃₈₃ R ₃₈₂ R ₃₈₁ R ₃₈₀ | 39 |
| No Input | No Input | 100111 | R ₃₉₇ R ₃₉₆ R ₃₉₅ R ₃₉₄ R ₃₉₃ R ₃₉₂ R ₃₉₁ R ₃₉₀ | 40 |
| No Input | No Input | 101000 | R ₄₀₇ R ₄₀₆ R ₄₀₅ R ₄₀₄ R ₄₀₃ R ₄₀₂ R ₄₀₁ R ₄₀₀ | 41 |
| No Input | No Input | 101001 | R ₄₁₇ R ₄₁₆ R ₄₁₅ R ₄₁₄ R ₄₁₃ R ₄₁₂ R ₄₁₁ R ₄₁₀ | 42 |
| No Input | No Input | 101010 | R ₄₂₇ R ₄₂₆ R ₄₂₅ R ₄₂₄ R ₄₂₃ R ₄₂₂ R ₄₂₁ R ₄₂₀ | 43 |
| No Input | No Input | 101011 | R ₄₃₇ R ₄₃₆ R ₄₃₅ R ₄₃₄ R ₄₃₃ R ₄₃₂ R ₄₃₁ R ₄₃₀ | 44 |
| No Input | No Input | 101100 | R ₄₄₇ R ₄₄₆ R ₄₄₅ R ₄₄₄ R ₄₄₃ R ₄₄₂ R ₄₄₁ R ₄₄₀ | 45 |
| No Input | No Input | 101101 | R ₄₅₇ R ₄₅₆ R ₄₅₅ R ₄₅₄ R ₄₅₃ R ₄₅₂ R ₄₅₁ R ₄₅₀ | 46 |
| No Input | No Input | 101110 | R ₄₆₇ R ₄₆₆ R ₄₆₅ R ₄₆₄ R ₄₆₃ R ₄₆₂ R ₄₆₁ R ₄₆₀ | 47 |
| No Input | No Input | 101111 | R ₄₇₇ R ₄₇₆ R ₄₇₅ R ₄₇₄ R ₄₇₃ R ₄₇₂ R ₄₇₁ R ₄₇₀ | 48 |
| No Input | No Input | 110000 | R ₄₈₇ R ₄₈₆ R ₄₈₅ R ₄₈₄ R ₄₈₃ R ₄₈₂ R ₄₈₁ R ₄₈₀ | 49 |
| No Input | No Input | 110001 | R ₄₉₇ R ₄₉₆ R ₄₉₅ R ₄₉₄ R ₄₉₃ R ₄₉₂ R ₄₉₁ R ₄₉₀ | 50 |
| No Input | No Input | 110010 | R ₅₀₇ R ₅₀₆ R ₅₀₅ R ₅₀₄ R ₅₀₃ R ₅₀₂ R ₅₀₁ R ₅₀₀ | 51 |
| No Input | No Input | 110011 | R ₅₁₇ R ₅₁₆ R ₅₁₅ R ₅₁₄ R ₅₁₃ R ₅₁₂ R ₅₁₁ R ₅₁₀ | 52 |
| No Input | No Input | 110100 | R ₅₂₇ R ₅₂₆ R ₅₂₅ R ₅₂₄ R ₅₂₃ R ₅₂₂ R ₅₂₁ R ₅₂₀ | 53 |
| No Input | No Input | 110101 | R ₅₃₇ R ₅₃₆ R ₅₃₅ R ₅₃₄ R ₅₃₃ R ₅₃₂ R ₅₃₁ R ₅₃₀ | 54 |
| No Input | No Input | 110110 | R ₅₄₇ R ₅₄₆ R ₅₄₅ R ₅₄₄ R ₅₄₃ R ₅₄₂ R ₅₄₁ R ₅₄₀ | 55 |
| No Input | No Input | 110111 | R ₅₅₇ R ₅₅₆ R ₅₅₅ R ₅₅₄ R ₅₅₃ R ₅₅₂ R ₅₅₁ R ₅₅₀ | 56 |
| No Input | No Input | 111000 | R ₅₆₇ R ₅₆₆ R ₅₆₅ R ₅₆₄ R ₅₆₃ R ₅₆₂ R ₅₆₁ R ₅₆₀ | 57 |
| No Input | No Input | 111001 | R ₅₇₇ R ₅₇₆ R ₅₇₅ R ₅₇₄ R ₅₇₃ R ₅₇₂ R ₅₇₁ R ₅₇₀ | 58 |
| No Input | No Input | 111010 | R ₅₈₇ R ₅₈₆ R ₅₈₅ R ₅₈₄ R ₅₈₃ R ₅₈₂ R ₅₈₁ R ₅₈₀ | 59 |
| No Input | No Input | 111011 | R ₅₉₇ R ₅₉₆ R ₅₉₅ R ₅₉₄ R ₅₉₃ R ₅₉₂ R ₅₉₁ R ₅₉₀ | 60 |
| No Input | No Input | 111100 | R ₆₀₇ R ₆₀₆ R ₆₀₅ R ₆₀₄ R ₆₀₃ R ₆₀₂ R ₆₀₁ R ₆₀₀ | 61 |
| No Input | No Input | 111101 | R ₆₁₇ R ₆₁₆ R ₆₁₅ R ₆₁₄ R ₆₁₃ R ₆₁₂ R ₆₁₁ R ₆₁₀ | 62 |
| No Input | No Input | 111110 | R ₆₂₇ R ₆₂₆ R ₆₂₅ R ₆₂₄ R ₆₂₃ R ₆₂₂ R ₆₂₁ R ₆₂₀ | 63 |
| No Input | No Input | 111111 | R ₆₃₇ R ₆₃₆ R ₆₃₅ R ₆₃₄ R ₆₃₃ R ₆₃₂ R ₆₃₁ R ₆₃₀ | 64 |

1977

Table 19 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Green Component Values

| G input (4bit) 12 bit/pixel - mode 4,096 colors | G input (6 bit) 16 bit/pixel - mode 65,536 colors | G input (6 bit) 18 bit/pixel - mode 262,144 colors | G output (8bit) 24 bit/pixel -mode 16,777,216 colors | write_LUT Parameter |
|--|--|---|---|--------------------------------|
| 0000 | 000000 | 000000 | G ₀₀₇ G ₀₀₆ G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀ | 65 |
| 0001 | 000001 | 000001 | G ₀₁₇ G ₀₁₆ G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀ | 66 |
| 0010 | 000010 | 000010 | G ₀₂₇ G ₀₂₆ G ₀₂₅ G ₀₂₄ G ₀₂₃ G ₀₂₂ G ₀₂₁ G ₀₂₀ | 67 |
| 0011 | 000011 | 000011 | G ₀₃₇ G ₀₃₆ G ₀₃₅ G ₀₃₄ G ₀₃₃ G ₀₃₂ G ₀₃₁ G ₀₃₀ | 68 |
| 0100 | 000100 | 000100 | G ₀₄₇ G ₀₄₆ G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀ | 69 |
| 0101 | 000101 | 000101 | G ₀₅₇ G ₀₅₆ G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀ | 70 |
| 0110 | 000110 | 000110 | G ₀₆₇ G ₀₆₆ G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀ | 71 |
| 0111 | 000111 | 000111 | G ₀₇₇ G ₀₇₆ G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀ | 72 |
| 1000 | 001000 | 001000 | G ₀₈₇ G ₀₈₆ G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀ | 73 |
| 1001 | 001001 | 001001 | G ₀₉₇ G ₀₉₆ G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀ | 74 |
| 1010 | 001010 | 001010 | G ₁₀₇ G ₁₀₆ G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀ | 75 |
| 1011 | 001011 | 001011 | G ₁₁₇ G ₁₁₆ G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀ | 76 |
| 1100 | 001100 | 001100 | G ₁₂₇ G ₁₂₆ G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀ | 77 |
| 1101 | 001101 | 001101 | G ₁₃₇ G ₁₃₆ G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀ | 78 |
| 1110 | 001110 | 001110 | G ₁₄₇ G ₁₄₆ G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀ | 79 |
| 1111 | 001111 | 001111 | G ₁₅₇ G ₁₅₆ G ₁₅₅ G ₁₅₄ G ₁₅₃ G ₁₅₂ G ₁₅₁ G ₁₅₀ | 80 |
| No Input | 010000 | 010000 | G ₁₆₇ G ₁₆₆ G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀ | 81 |
| No Input | 010001 | 010001 | G ₁₇₇ G ₁₇₆ G ₁₇₅ G ₁₇₄ G ₁₇₃ G ₁₇₂ G ₁₇₁ G ₁₇₀ | 82 |
| No Input | 010010 | 010010 | G ₁₈₇ G ₁₈₆ G ₁₈₅ G ₁₈₄ G ₁₈₃ G ₁₈₂ G ₁₈₁ G ₁₈₀ | 83 |
| No Input | 010011 | 010011 | G ₁₉₇ G ₁₉₆ G ₁₉₅ G ₁₉₄ G ₁₉₃ G ₁₉₂ G ₁₉₁ G ₁₉₀ | 84 |
| No Input | 010100 | 010100 | G ₂₀₇ G ₂₀₆ G ₂₀₅ G ₂₀₄ G ₂₀₃ G ₂₀₂ G ₂₀₁ G ₂₀₀ | 85 |
| No Input | 010101 | 010101 | G ₂₁₇ G ₂₁₆ G ₂₁₅ G ₂₁₄ G ₂₁₃ G ₂₁₂ G ₂₁₁ G ₂₁₀ | 86 |
| No Input | 010110 | 010110 | G ₂₂₇ G ₂₂₆ G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀ | 87 |
| No Input | 010111 | 010111 | G ₂₃₇ G ₂₃₆ G ₂₃₅ G ₂₃₄ G ₂₃₃ G ₂₃₂ G ₂₃₁ G ₂₃₀ | 88 |
| No Input | 011000 | 011000 | G ₂₄₇ G ₂₄₆ G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀ | 89 |
| No Input | 011001 | 011001 | G ₂₅₇ G ₂₅₆ G ₂₅₅ G ₂₅₄ G ₂₅₃ G ₂₅₂ G ₂₅₁ G ₂₅₀ | 90 |
| No Input | 011010 | 011010 | G ₂₆₇ G ₂₆₆ G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀ | 91 |
| No Input | 011011 | 011011 | G ₂₇₇ G ₂₇₆ G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀ | 92 |
| No Input | 011100 | 011100 | G ₂₈₇ G ₂₈₆ G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀ | 93 |
| No Input | 011101 | 011101 | G ₂₉₇ G ₂₉₆ G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀ | 94 |
| No Input | 011110 | 011110 | G ₃₀₇ G ₃₀₆ G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀ | 95 |
| No Input | 011111 | 011111 | G ₃₁₇ G ₃₁₆ G ₃₁₅ G ₃₁₄ G ₃₁₃ G ₃₁₂ G ₃₁₁ G ₃₁₀ | 96 |
| No Input | 100000 | 100000 | G ₃₂₇ G ₃₂₆ G ₃₂₅ G ₃₂₄ G ₃₂₃ G ₃₂₂ G ₃₂₁ G ₃₂₀ | 97 |

| G input (4bit) 12 bit/pixel - mode 4,096 colors | G input (6 bit) 16 bit/pixel - mode 65,536 colors | G input (6 bit) 18 bit/pixel - mode 262,144 colors | G output (8bit) 24 bit/pixel -mode 16,777,216 colors | write_LUT Parameter |
|--|--|---|---|--------------------------------|
| No Input | 100001 | 100001 | G ₃₃₇ G ₃₃₆ G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀ | 98 |
| No Input | 100010 | 100010 | G ₃₄₇ G ₃₄₆ G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀ | 99 |
| No Input | 100011 | 100011 | G ₃₅₇ G ₃₅₆ G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀ | 100 |
| No Input | 100100 | 100100 | G ₃₆₇ G ₃₆₆ G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀ | 101 |
| No Input | 100101 | 100101 | G ₃₇₇ G ₃₇₆ G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀ | 102 |
| No Input | 100110 | 100110 | G ₃₈₇ G ₃₈₆ G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀ | 103 |
| No Input | 100111 | 100111 | G ₃₉₇ G ₃₉₆ G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀ | 104 |
| No Input | 101000 | 101000 | G ₄₀₇ G ₄₀₆ G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀ | 105 |
| No Input | 101001 | 101001 | G ₄₁₇ G ₄₁₆ G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀ | 106 |
| No Input | 101010 | 101010 | G ₄₂₇ G ₄₂₆ G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀ | 107 |
| No Input | 101011 | 101011 | G ₄₃₇ G ₄₃₆ G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀ | 108 |
| No Input | 101100 | 101100 | G ₄₄₇ G ₄₄₆ G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀ | 109 |
| No Input | 101101 | 101101 | G ₄₅₇ G ₄₅₆ G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀ | 110 |
| No Input | 101110 | 101110 | G ₄₆₇ G ₄₆₆ G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀ | 111 |
| No Input | 101111 | 101111 | G ₄₇₇ G ₄₇₆ G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀ | 112 |
| No Input | 110000 | 110000 | G ₄₈₇ G ₄₈₆ G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀ | 113 |
| No Input | 110001 | 110001 | G ₄₉₇ G ₄₉₆ G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀ | 114 |
| No Input | 110010 | 110010 | G ₅₀₇ G ₅₀₆ G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀ | 115 |
| No Input | 110011 | 110011 | G ₅₁₇ G ₅₁₆ G ₅₁₅ G ₅₁₄ G ₅₁₃ G ₅₁₂ G ₅₁₁ G ₅₁₀ | 116 |
| No Input | 110100 | 110100 | G ₅₂₇ G ₅₂₆ G ₅₂₅ G ₅₂₄ G ₅₂₃ G ₅₂₂ G ₅₂₁ G ₅₂₀ | 117 |
| No Input | 110101 | 110101 | G ₅₃₇ G ₅₃₆ G ₅₃₅ G ₅₃₄ G ₅₃₃ G ₅₃₂ G ₅₃₁ G ₅₃₀ | 118 |
| No Input | 110110 | 110110 | G ₅₄₇ G ₅₄₆ G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀ | 119 |
| No Input | 110111 | 110111 | G ₅₅₇ G ₅₅₆ G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀ | 120 |
| No Input | 111000 | 111000 | G ₅₆₇ G ₅₆₆ G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀ | 121 |
| No Input | 111001 | 111001 | G ₅₇₇ G ₅₇₆ G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀ | 122 |
| No Input | 111010 | 111010 | G ₅₈₇ G ₅₈₆ G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀ | 123 |
| No Input | 111011 | 111011 | G ₅₉₇ G ₅₉₆ G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀ | 124 |
| No Input | 111100 | 111100 | G ₆₀₇ G ₆₀₆ G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀ | 125 |
| No Input | 111101 | 111101 | G ₆₁₇ G ₆₁₆ G ₆₁₅ G ₆₁₄ G ₆₁₃ G ₆₁₂ G ₆₁₁ G ₆₁₀ | 126 |
| No Input | 111110 | 111110 | G ₆₂₇ G ₆₂₆ G ₆₂₅ G ₆₂₄ G ₆₂₃ G ₆₂₂ G ₆₂₁ G ₆₂₀ | 127 |
| No Input | 111111 | 111111 | G ₆₃₇ G ₆₃₆ G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀ | 128 |

1979

Table 20 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Blue Component Values

| B input (4bit) 12 bit/pixel - mode 4,096 colors | B input (5 bit) 16 bit/pixel - mode 65,536 colors | B input (6 bit) 18 bit/pixel - mode 262,144 colors | B output (8bit) 24 bit/pixel -mode 16,777,216 colors | write_LUT Parameter |
|--|--|---|---|--------------------------------|
| 0000 | 00000 | 000000 | B ₀₀₇ B ₀₀₆ B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀ | 129 |
| 0001 | 00001 | 000001 | B ₀₁₇ B ₀₁₆ B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀ | 130 |
| 0010 | 00010 | 000010 | B ₀₂₇ B ₀₂₆ B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀ | 131 |
| 0011 | 00011 | 000011 | B ₀₃₇ B ₀₃₆ B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀ | 132 |
| 0100 | 00100 | 000100 | B ₀₄₇ B ₀₄₆ B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀ | 133 |
| 0101 | 00101 | 000101 | B ₀₅₇ B ₀₅₆ B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀ | 134 |
| 0110 | 00110 | 000110 | B ₀₆₇ B ₀₆₆ B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀ | 135 |
| 0111 | 00111 | 000111 | B ₀₇₇ B ₀₇₆ B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀ | 136 |
| 1000 | 01000 | 001000 | B ₀₈₇ B ₀₈₆ B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀ | 137 |
| 1001 | 01001 | 001001 | B ₀₉₇ B ₀₉₆ B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀ | 138 |
| 1010 | 01010 | 001010 | B ₁₀₇ B ₁₀₆ B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀ | 139 |
| 1011 | 01011 | 001011 | B ₁₁₇ B ₁₁₆ B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀ | 140 |
| 1100 | 01100 | 001100 | B ₁₂₇ B ₁₂₆ B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀ | 141 |
| 1101 | 01101 | 001101 | B ₁₃₇ B ₁₃₆ B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀ | 142 |
| 1110 | 01110 | 001110 | B ₁₄₇ B ₁₄₆ B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀ | 143 |
| 1111 | 01111 | 001111 | B ₁₅₇ B ₁₅₆ B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀ | 144 |
| No Input | 10000 | 010000 | B ₁₆₇ B ₁₆₆ B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀ | 145 |
| No Input | 10001 | 010001 | B ₁₇₇ B ₁₇₆ B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀ | 146 |
| No Input | 10010 | 010010 | B ₁₈₇ B ₁₈₆ B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀ | 147 |
| No Input | 10011 | 010011 | B ₁₉₇ B ₁₉₆ B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀ | 148 |
| No Input | 10100 | 010100 | B ₂₀₇ B ₂₀₆ B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀ | 149 |
| No Input | 10101 | 010101 | B ₂₁₇ B ₂₁₆ B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀ | 150 |
| No Input | 10110 | 010110 | B ₂₂₇ B ₂₂₆ B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀ | 151 |
| No Input | 10111 | 010111 | B ₂₃₇ B ₂₃₆ B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀ | 152 |
| No Input | 11000 | 011000 | B ₂₄₇ B ₂₄₆ B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀ | 153 |
| No Input | 11001 | 011001 | B ₂₅₇ B ₂₅₆ B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀ | 154 |
| No Input | 11010 | 011010 | B ₂₆₇ B ₂₆₆ B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀ | 155 |
| No Input | 11011 | 011011 | B ₂₇₇ B ₂₇₆ B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀ | 156 |
| No Input | 11100 | 011100 | B ₂₈₇ B ₂₈₆ B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀ | 157 |
| No Input | 11101 | 011101 | B ₂₉₇ B ₂₉₆ B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀ | 158 |
| No Input | 11110 | 011110 | B ₃₀₇ B ₃₀₆ B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀ | 159 |
| No Input | 11111 | 011111 | B ₃₁₇ B ₃₁₆ B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀ | 160 |
| No Input | No Input | 100000 | B ₃₂₇ B ₃₂₆ B ₃₂₅ B ₃₂₄ B ₃₂₃ B ₃₂₂ B ₃₂₁ B ₃₂₀ | 161 |

| B input (4bit) 12 bit/pixel - mode 4,096 colors | B input (5 bit) 16 bit/pixel - mode 65,536 colors | B input (6 bit) 18 bit/pixel - mode 262,144 colors | B output (8bit) 24 bit/pixel -mode 16,777,216 colors | write_LUT Parameter |
|--|--|---|---|--------------------------------|
| No Input | No Input | 100001 | B ₃₃₇ B ₃₃₆ B ₃₃₅ B ₃₃₄ B ₃₃₃ B ₃₃₂ B ₃₃₁ B ₃₃₀ | 162 |
| No Input | No Input | 100010 | B ₃₄₇ B ₃₄₆ B ₃₄₅ B ₃₄₄ B ₃₄₃ B ₃₄₂ B ₃₄₁ B ₃₄₀ | 163 |
| No Input | No Input | 100011 | B ₃₅₇ B ₃₅₆ B ₃₅₅ B ₃₅₄ B ₃₅₃ B ₃₅₂ B ₃₅₁ B ₃₅₀ | 164 |
| No Input | No Input | 100100 | B ₃₆₇ B ₃₆₆ B ₃₆₅ B ₃₆₄ B ₃₆₃ B ₃₆₂ B ₃₆₁ B ₃₆₀ | 165 |
| No Input | No Input | 100101 | B ₃₇₇ B ₃₇₆ B ₃₇₅ B ₃₇₄ B ₃₇₃ B ₃₇₂ B ₃₇₁ B ₃₇₀ | 166 |
| No Input | No Input | 100110 | B ₃₈₇ B ₃₈₆ B ₃₈₅ B ₃₈₄ B ₃₈₃ B ₃₈₂ B ₃₈₁ B ₃₈₀ | 167 |
| No Input | No Input | 100111 | B ₃₉₇ B ₃₉₆ B ₃₉₅ B ₃₉₄ B ₃₉₃ B ₃₉₂ B ₃₉₁ B ₃₉₀ | 168 |
| No Input | No Input | 101000 | B ₄₀₇ B ₄₀₆ B ₄₀₅ B ₄₀₄ B ₄₀₃ B ₄₀₂ B ₄₀₁ B ₄₀₀ | 169 |
| No Input | No Input | 101001 | B ₄₁₇ B ₄₁₆ B ₄₁₅ B ₄₁₄ B ₄₁₃ B ₄₁₂ B ₄₁₁ B ₄₁₀ | 170 |
| No Input | No Input | 101010 | B ₄₂₇ B ₄₂₆ B ₄₂₅ B ₄₂₄ B ₄₂₃ B ₄₂₂ B ₄₂₁ B ₄₂₀ | 171 |
| No Input | No Input | 101011 | B ₄₃₇ B ₄₃₆ B ₄₃₅ B ₄₃₄ B ₄₃₃ B ₄₃₂ B ₄₃₁ B ₄₃₀ | 172 |
| No Input | No Input | 101100 | B ₄₄₇ B ₄₄₆ B ₄₄₅ B ₄₄₄ B ₄₄₃ B ₄₄₂ B ₄₄₁ B ₄₄₀ | 173 |
| No Input | No Input | 101101 | B ₄₅₇ B ₄₅₆ B ₄₅₅ B ₄₅₄ B ₄₅₃ B ₄₅₂ B ₄₅₁ B ₄₅₀ | 174 |
| No Input | No Input | 101110 | B ₄₆₇ B ₄₆₆ B ₄₆₅ B ₄₆₄ B ₄₆₃ B ₄₆₂ B ₄₆₁ B ₄₆₀ | 175 |
| No Input | No Input | 101111 | B ₄₇₇ B ₄₇₆ B ₄₇₅ B ₄₇₄ B ₄₇₃ B ₄₇₂ B ₄₇₁ B ₄₇₀ | 176 |
| No Input | No Input | 110000 | B ₄₈₇ B ₄₈₆ B ₄₈₅ B ₄₈₄ B ₄₈₃ B ₄₈₂ B ₄₈₁ B ₄₈₀ | 177 |
| No Input | No Input | 110001 | B ₄₉₇ B ₄₉₆ B ₄₉₅ B ₄₉₄ B ₄₉₃ B ₄₉₂ B ₄₉₁ B ₄₉₀ | 178 |
| No Input | No Input | 110010 | B ₅₀₇ B ₅₀₆ B ₅₀₅ B ₅₀₄ B ₅₀₃ B ₅₀₂ B ₅₀₁ B ₅₀₀ | 179 |
| No Input | No Input | 110011 | B ₅₁₇ B ₅₁₆ B ₅₁₅ B ₅₁₄ B ₅₁₃ B ₅₁₂ B ₅₁₁ B ₅₁₀ | 180 |
| No Input | No Input | 110100 | B ₅₂₇ B ₅₂₆ B ₅₂₅ B ₅₂₄ B ₅₂₃ B ₅₂₂ B ₅₂₁ B ₅₂₀ | 181 |
| No Input | No Input | 110101 | B ₅₃₇ B ₅₃₆ B ₅₃₅ B ₅₃₄ B ₅₃₃ B ₅₃₂ B ₅₃₁ B ₅₃₀ | 182 |
| No Input | No Input | 110110 | B ₅₄₇ B ₅₄₆ B ₅₄₅ B ₅₄₄ B ₅₄₃ B ₅₄₂ B ₅₄₁ B ₅₄₀ | 183 |
| No Input | No Input | 110111 | B ₅₅₇ B ₅₅₆ B ₅₅₅ B ₅₅₄ B ₅₅₃ B ₅₅₂ B ₅₅₁ B ₅₅₀ | 184 |
| No Input | No Input | 111000 | B ₅₆₇ B ₅₆₆ B ₅₆₅ B ₅₆₄ B ₅₆₃ B ₅₆₂ B ₅₆₁ B ₅₆₀ | 185 |
| No Input | No Input | 111001 | B ₅₇₇ B ₅₇₆ B ₅₇₅ B ₅₇₄ B ₅₇₃ B ₅₇₂ B ₅₇₁ B ₅₇₀ | 186 |
| No Input | No Input | 111010 | B ₅₈₇ B ₅₈₆ B ₅₈₅ B ₅₈₄ B ₅₈₃ B ₅₈₂ B ₅₈₁ B ₅₈₀ | 187 |
| No Input | No Input | 111011 | B ₅₉₇ B ₅₉₆ B ₅₉₅ B ₅₉₄ B ₅₉₃ B ₅₉₂ B ₅₉₁ B ₅₉₀ | 188 |
| No Input | No Input | 111100 | B ₆₀₇ B ₆₀₆ B ₆₀₅ B ₆₀₄ B ₆₀₃ B ₆₀₂ B ₆₀₁ B ₆₀₀ | 189 |
| No Input | No Input | 111101 | B ₆₁₇ B ₆₁₆ B ₆₁₅ B ₆₁₄ B ₆₁₃ B ₆₁₂ B ₆₁₁ B ₆₁₀ | 190 |
| No Input | No Input | 111110 | B ₆₂₇ B ₆₂₆ B ₆₂₅ B ₆₂₄ B ₆₂₃ B ₆₂₂ B ₆₂₁ B ₆₂₀ | 191 |
| No Input | No Input | 111111 | B ₆₃₇ B ₆₃₆ B ₆₃₅ B ₆₃₄ B ₆₃₃ B ₆₃₂ B ₆₃₁ B ₆₃₀ | 192 |