

## MIXED SIGNAL MICROCONTROLLER

**FEATURES** 

Low Supply Voltage Range: 1.8 V to 3.6 V

Ultra-Low Power Consumption

Active Mode: 220 µA at 1 MHz, 2.2 V

- Standby Mode: 0.5 μA

Off Mode (RAM Retention): 0.1 μA

Five Power-Saving Modes

 Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs

 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time

· Basic Clock Module Configurations

 Internal Frequencies up to 16 MHz With Four Calibrated Frequencies

 Internal Very-Low-Power Low-Frequency (LF) Oscillator

- 32-kHz Crystal
- External Digital Clock Source
- One 16-Bit Timer\_A With Three Capture/Compare Registers
- Up to 16 Touch-Sense Enabled I/O Pins

- Universal Serial Interface (USI) Supporting SPI and I2C
- 10-Bit 200-ksps Analog-to-Digital (A/D) Converter With Internal Reference, Sample-and-Hold, and Autoscan (MSP430G2x32 Only)
- Brownout Detector
- Serial Onboard Programming,
  No External Programming Voltage Needed,
  Programmable Code Protection by Security
  Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Family Members are Summarized in Table 1
- Package Options

- TSSOP: 14 Pin, 20 Pin

PDIP: 20 PinQFN: 16 Pin

 For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

### **DESCRIPTION**

The Texas Instruments MSP430<sup>™</sup> family of ultra-low-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x32 and MSP430G2x02 series of microcontrollers are ultra-low-power mixed signal microcontrollers with built-in 16-bit timers, and up to 16 I/O touch sense enabled pins and built-in communication capability using the universal serial communication interface. The MSP430G2x32 series have a 10-bit A/D converter. For configuration details see Table 1. Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.





## Table 1. Available Options<sup>(1)</sup>

Device	EEM	Flash (KB)	RAM (B)	Timer_A	ADC10 Channel	USI	СГОСК	1/0	Package Type <sup>(2)</sup>									
MSP430G2432IN20								16	20-PDIP									
MSP430G2432IPW20	4	8	256	1x TA3	8	4	LF, DCO, VLO	16	20-TSSOP									
MSP430G2432IRSA16	1	8		13 143	8	1	LF, DCO, VLO	10	16-QFN									
MSP430G2432IPW14								10	14-TSSOP									
MSP430G2332IN20								16	20-PDIP									
MSP430G2332IPW20	1	4	256	1x TA3	0	4	LF. DCO. VLO	16	20-TSSOP									
MSP430G2332IRSA16	1	4	250	IX IA3	8	1	LF, DCO, VLO	10	16-QFN									
MSP430G2332IPW14								10	14-TSSOP									
MSP430G2232IN20								16	20-PDIP									
MSP430G2232IPW20	1	2	256	1x TA3	8	1	LF, DCO, VLO	16	20-TSSOP									
MSP430G2232IRSA16	1	2	256	IX IA3	0	1	LF, DCO, VLO	10	16-QFN									
MSP430G2232IPW14								10	14-TSSOP									
MSP430G2132IN20								16	20-PDIP									
MSP430G2132IPW20	1	1	1	1	4	1	1	128	1x TA3	8	1	LF, DCO, VLO	16	20-TSSOP				
MSP430G2132IRSA16		1	128	1X 1A3	8	1	LF, DCO, VLO	10	16-QFN									
MSP430G2132IPW14								10	14-TSSOP									
MSP430G2402IN20	1	1	1	1	1							16	20-PDIP					
MSP430G2402IPW20						1	1	1	1	1	8	256	1x TA3		1	LF, DCO, VLO	16	20-TSSOP
MSP430G2402IRSA16						0	200	IX IMS	_	ı	Li , 200, VLO	10	16-QFN					
MSP430G2402IPW14								10	14-TSSOP									
MSP430G2302IN20								16	20-PDIP									
MSP430G2302IPW20	1	4	256	1x TA3		1	LF, DCO, VLO	16	20-TSSOP									
MSP430G2302IRSA16	'	4	230	IX IAS	-	'	LF, DCO, VLO	10	16-QFN									
MSP430G2302IPW14								10	14-TSSOP									
MSP430G2202IN20								16	20-PDIP									
MSP430G2202IPW20	1	2	256	1x TA3		1	LF, DCO, VLO	16	20-TSSOP									
MSP430G2202IRSA16		2	250	IX IAS	-	'	LF, DCO, VLO	10	16-QFN									
MSP430G2202IPW14								10	14-TSSOP									
MSP430G2102IN20								16	20-PDIP									
MSP430G2102IPW20	1	4	400	4 TAG			LE DOC \" C	16	20-TSSOP									
MSP430G2102IRSA16		1	1	1	1	7	1	1	1	1	128	1x TA3	-	1	LF, DCO, VLO	10	16-QFN	
MSP430G2102IPW14								10	14-TSSOP									

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




### **Device Pinout**

**PW PACKAGE** (TOP VIEW) DVCC **u** 14 DVSS P1.0/TA0CLK/ACLK/A0 II 2 13 TXIN/P2.6/TA0.1 12 □ XOUT/P2.7 P1.1/TA0.0/A1 <sup>4</sup> TEST/SBWTCK P1.2/TA0.1/A2 4 P1.3/ADC10CLK/A3/VREF-/VEREF- 4 5 10 RST/NMI/SBWTDIO P1.4/TA0.2/SMCLK/A4/VREF+/VEREF+/TCK I 🗖 P1.7/SDI/SDA/A7/TDO/TDI P1.5/TA0.0/SCLK/A5/TMS @ □ P1.6/TA0.1/SDO/SCL/A6/TDI/TCLK


NOTE: ADC10 pin functions are available only on MSP430G2x32.

NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.



NOTE: ADC10 pin functions are available only on MSP430G2x32.


NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.



NOTE: ADC10 pin functions are available only on MSP430G2x32.




### Functional Block Diagram, MSP430G2x32



Note: Port P2. Two pins are available on the 14/16-pin package options. Eight pins are available on the 20-pin package options.

### Functional Block Diagram, MSP430G2x02



Note: Port P2. Two pins are available on the 14/16-pin package options. Eight pins are available on the 20-pin package options.



### **Table 2. Terminal Functions**

TERMINAL					
		NO.		I/O	DESCRIPTION
NAME	14 N, PW	16 RSA	20 N, PW	",0	DESCRIPTION
P1.0/ TA0CLK/ ACLK/ A0	2	1	2	I/O	General-purpose digital I/O pin Timer0_A, clock signal TACLK input ACLK signal output ADC10 analog input A0 <sup>(1)</sup>
P1.1/ TA0.0/ A1	3	2	3	I/O	General-purpose digital I/O pin Timer0_A, capture: CCl0A input, compare: Out0 output ADC10 analog input A1 <sup>(1)</sup>
P1.2/ TA0.1/ A2	4	3	4	I/O	General-purpose digital I/O pin Timer0_A, capture: CCI1A input, compare: Out1 output ADC10 analog input A2 <sup>(1)</sup>
P1.3/ ADC10CLK/ A3/ VREF-/VEREF	5	4	5	I/O	General-purpose digital I/O pin ADC10, conversion clock output <sup>(1)</sup> ADC10 analog input A3 <sup>(1)</sup> ADC10 negative reference voltage <sup>(1)</sup>
P1.4/ TA0.2/ SMCLK/ A4/ VREF+/VEREF+/ TCK	6	5	6	I/O	General-purpose digital I/O pin Timer0_A, capture: CCI2A input, compare: Out2 output SMCLK signal output ADC10 analog input A4 <sup>(1)</sup> ADC10 positive reference voltage <sup>(1)</sup> JTAG test clock, input terminal for device programming and test
P1.5/ TA0.0/ A5/ SCLK/ TMS	7	6	7	I/O	General-purpose digital I/O pin  Timer0_A, compare: Out0 output  ADC10 analog input A5 <sup>(1)</sup> USI: clk input in I2C mode; clk in/output in SPI mode  JTAG test mode select, input terminal for device programming and test
P1.6/ TA0.1/ A6/ SDO/ SCL/ TDI/ TCLK	8	7	14	I/O	General-purpose digital I/O pin Timer0_A, compare: Out1 output ADC10 analog input A6 <sup>(1)</sup> USI: Data output in SPI mode USI: I2C clock in I2C mode JTAG test data input or test clock input during programming and test
P1.7/ A7/ SDI/ SDA/ TDO/TDI (2)	9	8	15	I/O	General-purpose digital I/O pin ADC10 analog input A7 <sup>(1)</sup> USI: Data input in SPI mode USI: I2C data in I2C mode JTAG test data output terminal or test data input during programming and test
P2.0 P2.1 P2.2	-	-	8 9 10	I/O I/O	General-purpose digital I/O pin General-purpose digital I/O pin General-purpose digital I/O pin
P2.3 P2.4	-	-	11 12	I/O I/O	General-purpose digital I/O pin General-purpose digital I/O pin
P2.4 P2.5	-	-	13	1/0	General-purpose digital I/O pin

<sup>(1)</sup> Available only on MSP430G2x32 devices.(2) TDO or TDI is selected via JTAG instruction.



## **Table 2. Terminal Functions (continued)**

TE	RMINAL				
		NO.		1/0	DESCRIPTION
NAME	14 N, PW	16 RSA	20 N, PW	., 0	DEGGINII IIGIN
XIN/					Input terminal of crystal oscillator
P2.6/	13	12	19	I/O	General-purpose digital I/O pin
TA0.1					Timer0_A, compare: Out1 output
XOUT/	12	11	10	I/O	Output terminal of crystal oscillator <sup>(3)</sup>
P2.7	12	11	11 18		General-purpose digital I/O pin
RST/					Reset
NMI/	10	9	16	I	Nonmaskable interrupt input
SBWTDIO/					Spy-Bi-Wire test data input/output during programming and test
TEST/	11	10	17	ı	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.
SBWTCK					Spy-Bi-Wire test clock input during programming and test
DVCC	1	16	1	NA	Supply voltage
AVCC	NA	15	NA	NA	Supply voltage
DVSS	14	14	20	NA	Ground reference
AVSS	NA	13	NA	NA	Ground reference
NC	-	-	-	NA	Not connected
QFN Pad	-	Pad	-	NA	QFN package pad connection to VSS recommended.

<sup>(3)</sup> If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



### SHORT-FORM DESCRIPTION

### **CPU**

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.


Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

### **Instruction Set**

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.



**Table 3. Instruction Word Formats** 

FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5
Single operands, destination only	CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

### Table 4. Address Mode Descriptions<sup>(1)</sup>

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION	
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 – -> R11	
Indexed	1	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)	
Symbolic (PC relative)	1	✓	MOV EDE,TONI		M(EDE) – -> M(TONI)	
Absolute	1	✓	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)	
Indirect	1		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)	
Indirect autoincrement	1		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10	
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 – -> M(TONI)	

(1) S = source, D = destination



### **Operating Modes**

The MSP430 devices have one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
  - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator is disabled
  - Crystal oscillator is stopped



## **Interrupt Vector Addresses**

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 5. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
			0FFFAh	29
			0FFF8h	28
			0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TACCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TACCR2 TACCR1 CCIFG. TAIFGTable 3 <sup>(4)</sup>	maskable	0FFF0h	24
			0FFEEh	23
			0FFECh	22
ADC10 <sup>(5)</sup>	ADC10IFG <sup>(4)(5)</sup>	maskable	0FFEAh	21
USI	USIIFG, USISTTIFG <sup>(2)(4)</sup>	maskable	0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See (6)			0FFDEh to 0FFC0h	15 to 0, lowest

<sup>(1)</sup> A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

<sup>(2)</sup> Multiple source flags

<sup>(3) (</sup>non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

<sup>(4)</sup> Interrupt flags are located in the module.

<sup>(5)</sup> MSP430G2x32 only

<sup>(6)</sup> The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

**Address** 

0



## **Special Function Registers (SFRs)**

7

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

**Legend** rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

5

SFR bit is not present in device.

6

### Table 6. Interrupt Enable Register 1 and 2

2

00h			ACCVIE	NMIIE			OFIE	WDTIE	
			rw-0	rw-0			rw-0	rw-0	
<b>WDTIE</b> Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.									
OFIE	Oscillator	Oscillator fault interrupt enable							
NMIIE	(Non)mas	skable interrupt	enable						
ACCVIE	Flash acc	cess violation int	errupt enable						
Address	7	6	5	4	3	2	1	0	
01h									

### Table 7. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)
WDTIFG	Set on wa	tchdog timer ov	erflow (in watch	ndog mode) or s	ecurity key viola	ntion.		

Reset on  $V_{CC}$  power-on or a reset condition at the RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault.

**PORIFG** Power-On Reset interrupt flag. Set on V<sub>CC</sub> power-up.

**RSTIFG** External reset interrupt flag. Set on a reset condition at  $\overline{RST}$ /NMI pin in reset mode. Reset on  $V_{CC}$  power-up.

NMIIFG Set via RST/NMI pin

Address	7	6	5	4	3	2	1	0
03h								



## **Memory Organization**

## **Table 8. Memory Organization**

		MSP430G2102 MSP430G2132	MSP430G2202 MSP430G2232	MSP430G2302 MSP430G2332	MSP430G2402 MSP430G2432
Memory	Size	1kB	2kB	4kB	8kB
Main: interrupt vector	Flash	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0
Main: code memory	Flash	0xFFFF to 0xFC00	0xFFFF to 0xF800	0xFFFF to 0xF000	0xFFFF to 0xE000
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
RAM	Size	128 B	256 B	256 B	256 B
		0x027F to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200
Peripherals	16-bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit SFR	0Fh to 00h	0Fh to 00h	0Fh to 00h	0Fh to 00h

### **Flash Memory**

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
  can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
  required.



### **Peripherals**

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

### **Oscillator and System Clock**

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- · Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

### Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure.

Table 9. Tags Used by the ADC Calibration Tags

NAME ADDRESS VAL		VALUE	DESCRIPTION
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at $V_{CC} = 3 \text{ V}$ and $T_A = 30^{\circ}\text{C}$ at calibration
TAG_ADC10_1 0x10DA 0x08 ADC10_1 calibration		ADC10_1 calibration tag	
TAG_EMPTY	TAG_EMPTY - 0xFE		Identifier for empty memory areas

Table 10. Labels Used by the ADC Calibration Tags

LABEL	CONDITION AT CALIBRATION / DESCRIPTION	SIZE	ADDRESS OFFSET
CAL_ADC_25T85	INCHx = 0x1010, REF2_5 = 1, T <sub>A</sub> = 85°C	word	0x0010
CAL_ADC_25T30	INCHx = 0x1010, REF2_5 = 1, T <sub>A</sub> = 30°C	word	0x000E
CAL_ADC_25VREF_FACTOR	REF2_5 = 1, $T_A = 30^{\circ}C$ , $I_{(VREF+)} = 1 \text{ mA}$	word	0x000C
CAL_ADC_15T85	INCHx = 0x1010, REF2_5 = 0, T <sub>A</sub> = 85°C	word	0x000A
CAL_ADC_15T30	INCHx = 0x1010, REF2_5 = 0, T <sub>A</sub> = 30°C	word	0x0008
CAL_ADC_15VREF_FACTOR	REF2_5 = 0, $T_A = 30^{\circ}C$ , $I_{(VREF+)} = 0.5$ mA	word	0x0006
CAL_ADC_OFFSET	External VREF = 1.5 V, f <sub>(ADC10CLK)</sub> = 5 MHz	word	0x0004
CAL_ADC_GAIN_FACTOR	External VREF = 1.5 V, f <sub>(ADC10CLK)</sub> = 5 MHz	word	0x0002
CAL_BC1_1MHz	-	byte	0x0009
CAL_DCO_1MHz	-	byte	0x00008
CAL_BC1_8MHz	-	byte	0x0007
CAL_DCO_8MHz	-	byte	0x0006
CAL_BC1_12MHz	-	byte	0x0005
CAL_DCO_12MHz	-	byte	0x0004
CAL_BC1_16MHz	-	byte	0x0003
CAL_DCO_16MHz	-	byte	0x0002

www.ti.com

#### **Main DCO Characteristics**

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MODx select how often f<sub>DCO(RSEL,DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>DCO(RSEL,DCO)</sub> is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

#### **Brownout**

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

### Digital I/O

There are two 8-bit I/O ports implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition(port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and port P2, if available.
- · Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.
- Each I/O has an individually programmable pin-oscillator enable bit to enable low-cost touch sensing.

### **WDT+ Watchdog Timer**

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



#### Timer0 A3

Timer0\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 11. Timer0\_A3 Signal Connections<sup>(1)</sup>

INPL	JT PIN NUME	BER	DEVICE	MODULE	MODULE	MODULE	OUTI	PUT PIN NUM	IBER	
N20, PW20	PW14	RSA16	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	N20, PW20	PW14	RSA16	
P1.0-2	P1.0-2	P1.0-1	TACLK	TACLK						
			ACLK	ACLK	Timer	NIA				
			SMCLK	SMCLK	rimer	Timer	NA			
PinOsc	PinOsc	PinOsc		INCLK						
P1.1-3	P1.1-3	P1.1-2	TA0.0	CCI0A			P1.2-4	P1.1-3	P1.1-2	
			ACLK	CCI0B	CCDO	CCR0 TA0	P1.5-7	P1.5-7	P1.5-6	
			V <sub>SS</sub>	GND	CCRU	TAU				
			V <sub>CC</sub>	V <sub>CC</sub>						
P1.2-4	P1.2-4	P1.2-3	TA0.1	CCI1A			P1.2-4	P1.2-4	P1.2-3	
			V <sub>SS</sub>	GND	CCR1	TA1	P2.6-19	P2.6-12	P2.6-12	
			V <sub>CC</sub>	V <sub>CC</sub>						
P1.4-6	P1.4-6	P1.4-5	TA0.2	CCI2A			P1.4-6	P1.4-6	P1.4-5	
PinOsc	PinOsc	PinOsc	TA0.2	CCI2B	CCD2 T	TA0				
			V <sub>SS</sub>	GND	CCR2	TA2				
			V <sub>CC</sub>	V <sub>CC</sub>						

<sup>(1)</sup> Only one pin-oscillator must be enabled at a time.

### USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

### ADC10 (MSP430G2x32 only)

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.



## **Peripheral File Map**

## **Table 12. Peripherals With Word Access**

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10 (MSP430G2x32 devices only)	ADC data transfer start address	ADC10SA	01BCh
	ADC memory	ADC10MEM	01B4h
	ADC control register 1	ADC10CTL1	01B2h
	ADC control register 0	ADC10CTL0	01B0h
Timer0_A3	Capture/compare register	TACCR2	0176h
	Capture/compare register	TACCR1	0174h
	Capture/compare register	TACCR0	0172h
	Timer_A register	TAR	0170h
	Capture/compare control	TACCTL2	0166h
	Capture/compare control	TACCTL1	0164h
	Capture/compare control	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h



## **Table 13. Peripherals With Byte Access**

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10 (MSP430G2x32 devices only)	Analog enable 0	ADC10AE0	04Ah
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
USI	USI control 0	USICTL0	078h
	USI control 1	USICTL1	079h
	USI clock control	USICKCTL	07Ah
	USI bit counter	USICNT	07Bh
	USI shift register	USISR	07Ch
Basic Clock System+	Basic clock system control 3	BCSCTL3	053h
	Basic clock system control 2	BCSCTL2	058h
	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P2	Port P2 selection 2	P2SEL2	042h
	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 selection 2	P1SEL2	041h
	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h

www.ti.com

### Absolute Maximum Ratings(1)


Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>	pin <sup>(2)</sup>	
Voltage applied to any pin <sup>(2)</sup>		-0.3 V to V <sub>CC</sub> + 0.3 V
Diode current at any device pin		±2 mA
Ctorono torono responsa T (3)	Unprogrammed device	–55°C to 150°C
Storage temperature range, T <sub>stg</sub> <sup>(3)</sup>	Programmed device	-40°C to 85°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V<sub>SS</sub>. The JTAG fuse-blow voltage, V<sub>FB</sub>, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V	Cumply voltage	During program execution	1.8		3.6	V
V <sub>CC</sub>	Supply voltage	During flash programming/erase	2.2		3.6	V
$V_{SS}$	Supply voltage			0		V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
		V <sub>CC</sub> = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
f <sub>SYSTEM</sub>	Processor frequency (maximum MCLK frequency using the USART module) (1)(2)	V <sub>CC</sub> = 2.7 V, Duty cycle = 50% ± 10%	dc		12	MHz
		V <sub>CC</sub> = 3.3 V, Duty cycle = 50% ± 10%	dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.2 V.

Figure 1. Safe Operating Area



www.ti.com

### **Electrical Characteristics**


## Active Mode Supply Current Into V<sub>CC</sub> Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP	MAX	UNIT
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$	2.2 V	220		
I <sub>AM,1MHz</sub>	Active mode (AM) current (1 MHz)	f <sub>ACLK</sub> = 32768 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	3 V	320	400	μΑ

All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.










Figure 3. Active Mode Current vs DCO Frequency




## Low-Power Mode Supply Currents (Into V<sub>cc</sub>) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2)

P	ARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN TYP	MAX	UNIT
I <sub>LPM0,1MHz</sub>	Low-power mode 0 (LPM0) current <sup>(3)</sup>	$ \begin{aligned} f_{\text{MCLK}} &= 0 \text{ MHz}, \\ f_{\text{SMCLK}} &= f_{\text{DCO}} = 1 \text{ MHz}, \\ f_{\text{ACLK}} &= 32768 \text{ Hz}, \\ \text{BCSCTL1} &= \text{CALBC1\_1MHZ}, \\ \text{DCOCTL} &= \text{CALDCO\_1MHZ}, \\ \text{CPUOFF} &= 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ \text{OSCOFF} &= 0 \end{aligned} $	25°C	2.2 V	55		μΑ
I <sub>LPM2</sub>	Low-power mode 2 (LPM2) current (4)	$\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz}, \\ &f_{\text{DCO}} = 1 \text{ MHz}, \\ &f_{\text{ACLK}} = 32768 \text{ Hz}, \\ &\text{BCSCTL1} = \text{CALBC1\_1MHZ}, \\ &\text{DCOCTL} = \text{CALDCO\_1MHZ}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 1, \\ &\text{OSCOFF} = 0 \end{split}$	25°C	2.2 V	22		μА
I <sub>LPM3,LFXT1</sub>	Low-power mode 3 (LPM3) current <sup>(4)</sup>	$ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $	25°C	2.2 V	0.7	1.0	μA
I <sub>LPM3,VLO</sub>	Low-power mode 3 current, (LPM3) <sup>(4)</sup>	$ \begin{aligned} &f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ &f_{ACLK} \text{ from internal LF oscillator (VLO),} \\ &CPUOFF = 1, SCG0 = 1, SCG1 = 1, \\ &OSCOFF = 0 \end{aligned} $	25°C	2.2 V	0.5	0.7	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C	2.2 V	0.1	0.5	μΑ
I <sub>LPM4</sub>	Low-power mode 4 (LPM4) current <sup>(5)</sup>	f <sub>ACLK</sub> = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V	0.8	1.5	μΑ

- All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. Current for brownout and WDT clocked by SMCLK included.
- Current for brownout and WDT clocked by ACLK included.
- Current for brownout included.

### **Typical Characteristics Low-Power Mode Supply Currents**








Figure 5. LPM4 Current vs Temperature



## Schmitt-Trigger Inputs – Ports Px<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
\/	Decitive going input threehold voltage			0.45 V <sub>CC</sub>		0.75 V <sub>CC</sub>	V
V <sub>IT+</sub>	Positive-going input threshold voltage		3 V	1.35		2.25	V
\/	Negative going input threehold voltage			0.25 V <sub>CC</sub>		0.55 V <sub>CC</sub>	V
$V_{IT-}$	Negative-going input threshold voltage		3 V	0.75		1.65	V
$V_{hys}$	Input voltage hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )		3 V	0.3		1	V
R <sub>Pull</sub>	Pullup/pulldown resistor	For pullup: V <sub>IN</sub> = V <sub>SS</sub> For pulldown: V <sub>IN</sub> = V <sub>CC</sub>	3 V	20	35	50	kΩ
CI	Input capacitance	$V_{IN} = V_{SS}$ or $V_{CC}$			5		pF

<sup>(1)</sup> An external signal sets the interrupt flag every time the minimum interrupt pulse width t<sub>(int)</sub> is met. It may be set even with trigger signals shorter than t<sub>(int)</sub>.

### Leakage Current - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN MAX	UNIT
$I_{lkg(Px.x)}$	High-impedance leakage current	(1) (2)	3 V	±50	nA

- The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input, and the pullup/pulldown resistor is disabled.

### **Outputs - Ports Px**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TY	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	$V_{CC} - 0.3$	3	V
$V_{OL}$	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	V <sub>SS</sub> + 0.3	3	V

The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

### **Output Frequency – Ports Px**

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP MAX	UNIT
$f_{Px.y}$	Port output frequency (with load)	Px.y, $C_L = 20 \text{ pF}$ , $R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V	12	MHz
f <sub>Port CLK</sub>	Clock output frequency	$Px.y, C_L = 20 pF^{(2)}$	3 V	16	MHz

- A resistive divider with two 0.5-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.


TYPICAL LOW-LEVEL OUTPUT CURRENT



## **Typical Characteristics – Outputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





LOW-LEVEL OUTPUT VOLTAGE 50.0  $V_{CC} = 3 V$ P1.7 40.0





Figure 7.

## TYPICAL HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE




Figure 9.




### Pin-Oscillator Frequency – Ports Px


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP	MAX	UNIT	
f 0	Dort output appillation fraguency	P1.y, $C_L = 10 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1400		kHz	
fo <sub>P1.x</sub>	Port output oscillation frequency	P1.y, $C_L = 20 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	900		KΠZ	
40	Dort output appillation fraguency	P2.0 to P2.5, $C_L = 10 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1800			
fo <sub>P2.x</sub>	Port output oscillation frequency	P2.0 to P2.5, $C_L = 20 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1000		kHz	
fo <sub>P2.6/7</sub>	Port output oscillation frequency	P2.6 and P2.7, $C_L = 20 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	700		kHz	

- A resistive divider with two 100-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage oscillates with a typical amplitude of 700 mV at the specified toggle frequency.

# Typical Characteristics – Pin-Oscillator Frequency TYPICAL OSCILLATING FREQUENCY TYPICAL OSCILLATING FREQUENCY





LOAD CAPACITANCE

Figure 11.



## POR/Brownout Reset (BOR)<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	UNIT
V <sub>CC(start)</sub>	See Figure 12	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7 × '	V <sub>(B_IT-)</sub>	V
$V_{(B\_IT-)}$	See Figure 12 through Figure 14	dV <sub>CC</sub> /dt ≤ 3 V/s			1.40	V
V <sub>hys(B_IT-)</sub>	See Figure 12	dV <sub>CC</sub> /dt ≤ 3 V/s			140	mV
t <sub>d(BOR)</sub>	See Figure 12				2000	μs
t <sub>(reset)</sub>	Pulse length needed at RST/NMI pin to accepted reset internally		2.2 V	2		μs

The current consumption of the brownout module is already included in the I<sub>CC</sub> current consumption data. The voltage level V<sub>(B\_IT-)</sub> + V<sub>hys(B\_IT-)</sub>is ≤ 1.8 V.




Figure 12. POR/Brownout Reset (BOR) vs Supply Voltage



## Typical Characteristics – POR/Brownout Reset (BOR)




Figure 13.  $V_{CC(drop)}$  Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 14. V<sub>CC(drop)</sub> Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



## **DCO Frequency**

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	V
$V_{CC}$	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3		3.6	V
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$ , $MODx = 0$	3 V	0.06		0.14	MHz
f <sub>DCO(0,3)</sub>	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$ , $MODx = 0$	3 V	0.07		0.17	MHz
f <sub>DCO(1,3)</sub>	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$ , $MODx = 0$	3 V		0.15		MHz
f <sub>DCO(2,3)</sub>	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$ , $MODx = 0$	3 V		0.21		MHz
f <sub>DCO(3,3)</sub>	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$ , $MODx = 0$	3 V		0.30		MHz
f <sub>DCO(4,3)</sub>	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$ , $MODx = 0$	3 V		0.41		MHz
f <sub>DCO(5,3)</sub>	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$ , $MODx = 0$	3 V		0.58		MHz
f <sub>DCO(6,3)</sub>	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$ , $MODx = 0$	3 V	0.54		1.06	MHz
f <sub>DCO(7,3)</sub>	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$ , $MODx = 0$	3 V	0.80		1.50	MHz
f <sub>DCO(8,3)</sub>	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$ , $MODx = 0$	3 V		1.6		MHz
f <sub>DCO(9,3)</sub>	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$ , $MODx = 0$	3 V		2.3		MHz
f <sub>DCO(10,3)</sub>	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	3 V		3.4		MHz
f <sub>DCO(11,3)</sub>	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f <sub>DCO(12,3)</sub>	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$ , $MODx = 0$	3 V	4.30		7.30	MHz
f <sub>DCO(13,3)</sub>	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3 V	6.00		9.60	MHz
f <sub>DCO(14,3)</sub>	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.60		13.9	MHz
f <sub>DCO(15,3)</sub>	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f <sub>DCO(15,7)</sub>	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S <sub>RSEL</sub>	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S <sub>DCO</sub>	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	3 V		1.08		ratio
Duty cycle		Measured at SMCLK output	3 V		50		%



## **Calibrated DCO Frequencies – Tolerance**

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
1-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	30°C	1.8 V to 3.6 V	-3	±2	+3	%
1-MHz tolerance overall	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-6	±3	+6	%
8-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
8-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	30°C	2.2 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance overall	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-6	±3	+6	%
12-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
12-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	30°C	2.7 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance overall	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.7 V to 3.6 V	-6	±3	+6	%
16-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3.3 V	-3	±0.5	+3	%
16-MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	30°C	3.3 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance overall	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	3.3 V to 3.6 V	-6	±3	+6	%

<sup>(1)</sup> This is the frequency change from the measured frequency at  $30^{\circ}\text{C}$  over temperature.



### Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	0 117		,		,		
	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
t <sub>DCO,LPM3/4</sub>	DCO clock wake-up time from LPM3/4 <sup>(1)</sup>	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	3 V		1.5		μs
t <sub>CPU,LPM3/4</sub>	CPU wake-up time from LPM3/4 <sup>(2)</sup>			t	1/f <sub>MCLK</sub> + Clock,LPM3/4		

<sup>(1)</sup> The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

## Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 15. DCO Wake-Up Time From LPM3 vs DCO Frequency

<sup>(2)</sup> Parameter applicable only if DCOCLK is used for MCLK.



## Crystal Oscillator, XT1, Low-Frequency Mode<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>LFXT1,LF</sub>	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f <sub>LFXT1,LF,logic</sub>	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
04	Oscillation allowance for	XTS = 0, LFXT1Sx = 0, f <sub>LFXT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 6 pF			500		1.0
OA <sub>LF</sub>	LF crystals	XTS = 0, LFXT1Sx = 0, f <sub>LFXT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 12 pF			200		kΩ
		XTS = 0, $XCAPx = 0$			1		
0	Integrated effective load	XTS = 0, XCAPx = 1			5.5		, r
$C_{L,eff}$	capacitance, LF mode (2)	XTS = 0, XCAPx = 2			8.5		pF
		XTS = 0, XCAPx = 3			11		•
Duty cycle	LF mode	XTS = 0, Measured at P2.0/ACLK, f <sub>LFXT1,LF</sub> = 32768 Hz	2.2 V	30	50	70	%
f <sub>Fault,LF</sub>	Oscillator fault frequency, LF mode <sup>(3)</sup>	XTS = 0, XCAPx = 0, LFXT1Sx = 3 <sup>(4)</sup>	2.2 V	10		10000	Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
  - (a) Keep the trace between the device and the crystal as short as possible.
  - (b) Design a good ground plane around the oscillator pins.
  - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
  - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
  - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
  - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

### Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
$f_{VLO}$	VLO frequency	-40°C to 85°C	3 V	4	12	20	kHz
$df_{VLO}/d_{T}$	VLO frequency temperature drift	-40°C to 85°C	3 V		0.5		%/°C
$df_{VLO}/dV_{CC}$	VLO frequency supply voltage drift	25°C	1.8 V to 3.6 V		4		%/V

### Timer A

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP MAX	UNIT
f <sub>TA</sub>	Timer_A input clock frequency	SMCLK Duty cycle = 50% ± 10%		f <sub>SYSTEM</sub>	MHz
t <sub>TA,cap</sub>	Timer_A capture timing	TAO, TA1	3 V	20	ns



### **USI, Universal Serial Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	0 117 0 1					
	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	UNIT
f <sub>USI</sub>	USI module clock frequency	External: SCLK, Duty cycle = 50% ± 10%		f <sub>S</sub>	YSTEM	MHz
f <sub>(SCLK)</sub>	Serial clock frequency, slave mode	SPI slave mode	3 V		6	MHz
V <sub>OL,I2C</sub>	Low-level output voltage on SDA and SCL	USI module in I2C mode, I <sub>(OLmax)</sub> = 1.5 mA	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.4	V

## Typical Characteristics - USI Low-Level Output Voltage on SDA and SCL




Figure 16. USI Low-Level Output Voltage vs Output Current




Figure 17. USI Low-Level Output Voltage vs Output Current



## 10-Bit ADC, Power Supply and Input Range Conditions (MSP430G2x32 Only)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Analog supply voltage	V <sub>SS</sub> = 0 V			2.2		3.6	V
V <sub>Ax</sub>	Analog input voltage <sup>(2)</sup>	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V <sub>CC</sub>	V
I <sub>ADC10</sub>	ADC10 supply current <sup>(3)</sup>	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	25°C	3 V		0.6		mA
	Reference supply current,	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	25%0	2.1/		0.25		A
I <sub>REF+</sub>	Reference supply current, reference buffer disabled (4)	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	- 25°C	3 V		0.25		mA
I <sub>REFB,0</sub>	Reference buffer supply current with ADC10SR = $0^{(4)}$	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	25°C	3 V		1.1		mA
I <sub>REFB,1</sub>	Reference buffer supply current with ADC10SR = 1 (4)	f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	25°C	3 V		0.5		mA
Cı	Input capacitance	Only one terminal Ax can be selected at one time	25°C	3 V			27	pF
$R_{l}$	Input MUX ON resistance	$0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$	25°C	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.x/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results.

The internal reference supply current is not included in current consumption parameter  $I_{ADC10}$ . The internal reference current is supplied via terminal  $V_{CC}$ . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

### www.ti.com

## 10-Bit ADC, Built-In Voltage Reference (MSP430G2x32 Only)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V	Positive built-in reference	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 0		2.2			V
V <sub>CC,REF+</sub>	analog supply voltage range	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 1		2.9			V
V	Positive built-in reference	$I_{VREF+} \le I_{VREF+} max$ , REF2_5V = 0	3 V	1.41	1.5	1.59	V
V <sub>REF+</sub>	voltage	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 1	3 V	2.35	2.5	2.65	V
I <sub>LD,VREF+</sub>	Maximum VREF+ load current		3 V			±1	mA
	VDEE , load regulation	$I_{VREF+}$ = 500 μA ± 100 μA, Analog input voltage $V_{Ax}$ ≉ 0.75 V, REF2_5V = 0	2.1/			±2	LSB
	VREF+ load regulation	$I_{VREF+}$ = 500 μA ± 100 μA, Analog input voltage $V_{Ax}$ ≉ 1.25 V, REF2_5V = 1	3 V			±2	LOD
	V <sub>REF+</sub> load regulation response time	$I_{VREF+} = 100 \mu A \rightarrow 900 \mu A,$ $V_{AX} \neq 0.5 \times VREF+,$ Error of conversion result ≤ 1 LSB, ADC10SR = 0	3 V			400	ns
C <sub>VREF+</sub>	Maximum capacitance at pin VREF+	I <sub>VREF+</sub> ≤ ±1 mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC <sub>REF+</sub>	Temperature coefficient	$I_{VREF+}$ = const with 0 mA $\leq I_{VREF+} \leq$ 1 mA	3 V			±100	ppm/ °C
t <sub>REFON</sub>	Settling time of internal reference voltage to 99.9% VREF	$I_{VREF+} = 0.5 \text{ mA}, REF2\_5V = 0,$ REFON = $0 \rightarrow 1$	3.6 V			30	μs
t <sub>REFBURST</sub>	Settling time of reference buffer to 99.9% VREF	I <sub>VREF+</sub> = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs



## 10-Bit ADC, External Reference<sup>(1)</sup> (MSP430G2x32 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP N	ΛAΝ	UNIT
VEREF+	Positive external reference input	VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0		1.4		V <sub>CC</sub>	V
VEREF+	voltage range (2)	VEREF- $\leq$ VEREF+ $\leq$ V <sub>CC</sub> $-$ 0.15 V, SREF1 = 1, SREF0 = 1 (3)		1.4		3	V
VEREF-	Negative external reference input voltage range (4)	VEREF+ > VEREF-		0		1.2	V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF-	VEREF+ > VEREF- (5)		1.4		V <sub>CC</sub>	٧
	Ctatic input augrent into VEDEE	$0 \text{ V} \leq \text{VEREF+} \leq \text{V}_{CC},$ SREF1 = 1, SREF0 = 0	3 V		±1		
IVEREF+	Static input current into VEREF+	$0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 <sup>(3)</sup>	3 V		0		μA
I <sub>VEREF</sub>	Static input current into VEREF-	0 V ≤ VEREF- ≤ V <sub>CC</sub>	3 V		±1		μA

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C<sub>I</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I<sub>REFB</sub>. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

## 10-Bit ADC, Timing Parameters (MSP430G2x32 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
	ADC10 input clock	For specified performance of	ADC10SR = 0	3 V	0.45		6.3	MHz
fADC10CLK	frequency	ADC10 linearity parameters	ADC10SR = 1	3 V	0.45		1.5	IVI□Z
f <sub>ADC10OSC</sub>	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELX fADC10CLK = fADC10OSC	ζ = 0,	3 V	3.7		6.3	MHz
		ADC10 built-in oscillator, ADC10SSELx = 0, $f_{ADC10CLK} = f_{ADC10OSC}$		3 V	2.06		3.51	
t <sub>CONVERT</sub>	Conversion time	$f_{ADC10CLK}$ from ACLK, MCLK, or SMCLK: ADC10SSELx $\neq 0$				13 × C10DIV ADC10CLK		μs
t <sub>ADC10ON</sub>	Turn-on settling time of the ADC	(1)					100	ns

<sup>(1)</sup> The condition is that the error in a conversion started after t<sub>ADC100N</sub> is less than ±0.5 LSB. The reference and input signal are already settled.

## 10-Bit ADC, Linearity Parameters (MSP430G2x32 Only)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
Eı	Integral linearity error		3 V			±1	LSB
E <sub>D</sub>	Differential linearity error		3 V			±1	LSB
Eo	Offset error	Source impedance $R_S$ < 100 $\Omega$	3 V			±1	LSB
$E_G$	Gain error		3 V		±1.1	±2	LSB
E <sub>T</sub>	Total unadjusted error		3 V		±2	±5	LSB



## 10-Bit ADC, Temperature Sensor and Built-In V<sub>MID</sub> (MSP430G2x32 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
I <sub>SENSOR</sub>	Temperature sensor supply current <sup>(1)</sup>	REFON = 0, INCHx = 0Ah, $T_A = 25$ °C	3 V		60		μΑ
TC <sub>SENSOR</sub>		ADC10ON = 1, INCHx = 0Ah (2)	3 V		3.55		mV/°C
t <sub>Sensor(sample)</sub>	Sample time required if channel 10 is selected (3)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30			μs
I <sub>VMID</sub>	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(4)	μA
V <sub>MID</sub>	V <sub>CC</sub> divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \neq 0.5 \times V_{CC}$	3 V		1.5		V
t <sub>VMID(sample)</sub>	Sample time required if channel 11 is selected <sup>(5)</sup>	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220			ns

<sup>(1)</sup> The sensor current I<sub>SENSOR</sub> is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I<sub>SENSOR</sub> is included in I<sub>REF+</sub>. When REFON = 0, I<sub>SENSOR</sub> applies during conversion of the temperature sensor input (INCH = 0Ah).

- The following formula can be used to calculate the temperature sensor output voltage:
  - $V_{Sensor,typ} = TC_{Sensor} (273 + T [^{\circ}C]) + V_{Offset,sensor} [mV] or$
- $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor} (T_{A} = 0^{\circ}C) [mV]$ The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ . No additional current is needed. The  $V_{MID}$  is used during sampling.
- The on-time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed.

### Flash Memory

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage			2.2		3.6	V
f <sub>FTG</sub>	Flash timing generator frequency			257		476	kHz
I <sub>PGM</sub>	Supply current from V <sub>CC</sub> during program		2.2 V/3.6 V		1	5	mA
I <sub>ERASE</sub>	Supply current from V <sub>CC</sub> during erase		2.2 V/3.6 V		1	7	mA
t <sub>CPT</sub>	Cumulative program time <sup>(1)</sup>		2.2 V/3.6 V			10	ms
t <sub>CMErase</sub>	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$		100			years
t <sub>Word</sub>	Word or byte program time	(2)			30		t <sub>FTG</sub>
t <sub>Block, 0</sub>	Block program time for first byte or word	(2)			25		t <sub>FTG</sub>
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	(2)			18		t <sub>FTG</sub>
t <sub>Block, End</sub>	Block program end-sequence wait time	(2)			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time	(2)			10593		t <sub>FTG</sub>
t <sub>Seg Erase</sub>	Segment erase time	(2)			4819		t <sub>FTG</sub>

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

These values are hardwired into the Flash Controller's state machine ( $t_{FTG} = 1/f_{FTG}$ ).



#### **RAM**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V <sub>(RAMh)</sub>	RAM retention supply voltage (1)	CPU halted	1.6	V

<sup>(1)</sup> This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

### JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT			
f <sub>SBW</sub>	Spy-Bi-Wire input frequency		2.2 V	0		20	MHz			
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse length		2.2 V	0.025		15	μs			
t <sub>SBW,En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge (1))		2.2 V			1	μs			
t <sub>SBW,Ret</sub>	Spy-Bi-Wire return to normal operation time		2.2 V	15		100	μs			
f <sub>TCK</sub>	TCK input frequency <sup>(2)</sup>		2.2 V	0		5	MHz			
R <sub>Internal</sub>	Internal pulldown resistance on TEST		2.2 V	25	60	90	kΩ			

<sup>(1)</sup> Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t<sub>SBW,En</sub> time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

## JTAG Fuse<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	T <sub>A</sub> = 25°C	2.5		V
$V_{FB}$	Voltage level on TEST for fuse blow		6	7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow			100	mA
t <sub>FB</sub>	Time to blow fuse			1	ms


Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

<sup>(2)</sup> f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.



### **PIN SCHEMATICS**

## Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger



<sup>\*</sup> Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.




## Table 14. Port P1 (P1.0 to P1.2) Pin Functions

DIN 1144F				CONTROL BIT	S / SIGNALS <sup>(1)</sup>	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.y=1) <sup>(2)</sup>
P1.0/		P1.x (I/O)	I: 0; O: 1	0	0	0
TA0CLK/		TA0.TACLK	0	1	0	0
ACLK/	0	ACLK	1	1	0	0
A0 <sup>(2)</sup> /		A0	Х	Х	Х	1 (y = 0)
Pin Osc		Capacitive sensing	х	0	1	0
P1.1/		P1.x (I/O)	I: 0; O: 1	0	0	0
TA0.0/		TA0.0	1	1	0	0
	1	TA0.CCI0A	0	1	0	0
A1 <sup>(2)</sup> /		A1	Х	Х	Х	1 (y = 1)
Pin Osc		Capacitive sensing	Х	0	1	0
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0	0
TA0.1/		TA0.1	1	1	0	0
	2	TA0.CCI1A	0	1	0	0
A2 <sup>(2)</sup> /		A2	Х	Х	Х	1 (y = 2)
Pin Osc		Capacitive sensing	Х	0	1	0

<sup>(1)</sup> X = don't care(2) MSP430G2x32 devices only



## Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger



<sup>\*</sup> Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.

Table 15. Port P1 (P1.3) Pin Functions


PIN NAME				CONTROL BITS / SIGNALS <sup>(1)</sup>					
(P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.x=1) <sup>(2)</sup>			
P1.3/		P1.x (I/O)	I: 0; O: 1	0	0	0			
ADC10CLK <sup>(2)</sup> /		ADC10CLK	1	1	0	0			
A3 <sup>(2)</sup> /	_	A3	Х	Х	Х	1 (y = 3)			
VREF- <sup>(2)</sup> /	3	VREF-	Х	Х	Х	1			
VEREF-(2)/		VEREF-	Х	Х	Х	1			
Pin Osc		Capacitive sensing	Х	0	1	0			

<sup>1)</sup> X = don't care

<sup>(2)</sup> MSP430G2x32 devices only



## Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger



<sup>\*</sup> Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.

Table 16. Port P1 (P1.4) Pin Functions


PIN NAME	x	FUNCTION		CONTROL BITS / SIGNALS <sup>(1)</sup>						
(P1.x)			P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.x=1) <sup>(2)</sup>	JTAG Mode	CAPD.y		
P1.4/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0		
SMCLK/		SMCLK	1	1	0	0	0	0		
TA0.2/		TA0.2	1	1	1	0	0	0		
		TA0.CCI2A	0	1	1	0	0	0		
VREF+(2)/	4	VREF+	Х	Х	Х	1	0	0		
VEREF+(2)/		VEREF+	Х	Х	Х	1	0	0		
A4 <sup>(2)</sup> /		A4	Х	Х	Х	1 (y = 4)	0	0		
TCK/		TCK	Х	Х	Х	0	1	0		
Pin Osc		Capacitive sensing	Х	0	1	0	0	0		

<sup>(1)</sup> X = don't care

<sup>(2)</sup> MSP430G2x32 devices only



## Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger



<sup>\*</sup> Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.



## Table 17. Port P1 (P1.5 to P1.7) Pin Functions

DIN 1445					CONTROL BIT	S / SIGNALS <sup>(1)</sup>		
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	USIP.x	JTAG Mode	ADC10AE.x (INCH.x=1) <sup>(2)</sup>
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0
TA0.0/		TA0.0	1	1	0	0	0	0
SCLK/	_	SPI mode	from USI	1	0	1	0	0
A5 <sup>(2)</sup> /	5	A5	Х	Х	Х	0	0	1 (y = 5)
TMS/		TMS	Х	Х	Х	0	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0	0
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0
TA0.1/		TA0.1	1	1	0	0	0	0
SDO/		SPI mode	from USI	1	0	!	0	0
SCL/	6	I2C mode	from USI	1	0	!	0	0
A6 <sup>(2)</sup> /		A6	Х	Х	Х	0	0	1 (y = 6)
TDI/TCLK/		TDI/TCLK	Х	Х	Х	0	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0	0
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0
SDI/		SPI mode	from USI	1	0	1	0	0
SDO/	7	SPI mode	from USI	1	0	1	0	0
A7 <sup>(2)</sup> /	/	A7	Х	Х	Х	0	0	1 (y = 7)
TDO/TDI/		TDO/TDI	Х	Х	Х	0	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0	0

<sup>(1)</sup> X = don't care

<sup>(2)</sup> MSP430G2x32 devices only



## Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger




Table 18. Port P2 (P2.0 to P2.5) Pin Functions

PIN NAME		FUNCTION	CONT	ROL BITS / SIGN	ALS <sup>(1)</sup>
(P2.x)	х	FUNCTION	P2DIR.x	P2SEL.x	P2SEL2.x
P2.0/	0	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	U	Capacitive sensing	Х	0	1
P2.1/	1	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	'	Capacitive sensing	X	0	1
P2.2/	2	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	2	Capacitive sensing	Х	0	1
P2.3/	3	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	3	Capacitive sensing	Х	0	1
P2.4/	4	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	4	Capacitive sensing	Х	0	1
P2.5/	_	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	5	Capacitive sensing	Х	0	1

(1) X = don't care



## Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




Table 19. Port P2 (P2.6) Pin Functions

PIN NAME			CONTROL BITS / SIGNALS <sup>(1)</sup>				
(P2.x)	х	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7		
XIN/		XIN	0	1 1	0		
P2.6/		P2.x (I/O)	I: 0; O: 1	0 X	0 0		
TA0.1/	6	Timer0_A3.TA1	1	1 0	0 0		
Pin Osc		Capacitive sensing	Х	0 X	1 X		

(1) X = don't care



## Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




Table 20. Port P2 (P2.7) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>		
			P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7
XOUT/	7	хоит	х	1 1	0
P2.7/		P2.x (I/O)	I: 0; O: 1	0 X	0
Pin Osc		Capacitive sensing	Х	0 X	1 X

(1) X = don't care



## **REVISION HISTORY**

REVISION	DESCRIPTION		
SLAS723	Initial release		
SLAS723A	Page 1, Changed Internal Frequencies up to 16 MHz With One Calibrated Frequency to Internal Frequencies up to 16 MHz With Four Calibrated Frequencies		
SLAS723B	Added note concerning pulldown resistor to PW14 and RSA16 pinout drawings. Removed reference to CAOUT from N20, PW20 pinout drawing and Table 11 (there is no comparator module on this device). Added "N20, PW20" to Input Pin Number and Output Pin Number columns in Table 11. Corrected pin numbers for P1.0 to P1.3 for PW14 package in Table 2.		

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications		
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications	
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers	
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps	
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy	
DSP	dsp.ti.com	Industrial	www.ti.com/industrial	
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical	
Interface	interface.ti.com	Security	www.ti.com/security	
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps	
RF/IF and ZigBee® Solutions	www.ti.com/lprf			

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com